Surelog
SystemVerilog processor
Provides a comprehensive front-end for SystemVerilog 2017 design and testbench processing
SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
373 stars
27 watching
68 forks
Language: C++
last commit: 3 months ago
Linked from 3 awesome lists
antlrantlr4-grammarelaborationlinterparserparser-astpreprocessorpython-apisystemveriloguvmverilogvpivpi-apivpi-standard
Related projects:
Repository | Description | Stars |
---|---|---|
| Generates C++ implementation of the SystemVerilog Object Model and related tools based on YAML descriptions | 204 |
| Develops a system for parsing and analyzing SystemVerilog code to improve developer productivity and ensure style compliance. | 1,403 |
| A SystemVerilog synthesis tool that generates digital circuit designs from HDL code | 170 |
| A RISC-V processor core design implemented in SystemVerilog RTL | 830 |
| A comprehensive test suite for SystemVerilog standard compliance across various Verilog tools. | 302 |
| A Verilog RTL design for an EL2 RISC-V core with various peripherals and features | 252 |
| Translates synthesizable SystemC code to synthesizable SystemVerilog. | 256 |
| Toolkit for analyzing and processing Verilog HDL designs | 645 |
| A SystemVerilog digital hardware IP library with automated testbenches and continuous integration | 23 |
| Converts SystemVerilog to Verilog code for hardware design and simulation | 571 |
| An instruction generator for RISC-V processor verification | 1,036 |
| An ANTLR4-based parser and code generator for SystemVerilog/VHDL | 284 |
| Hardware implementation of an interface bus specification | 128 |
| A Haskell-based compiler for hardware description languages like VHDL, Verilog, and SystemVerilog. | 1,451 |
| Converts KiCad schematic designs into Verilog code to simulate and design digital circuits | 57 |