Cores-VeeR-EL2
RISC-V processor core
A Verilog RTL design for an EL2 RISC-V core with various peripherals and features
VeeR EL2 Core
252 stars
27 watching
75 forks
Language: SystemVerilog
last commit: almost 2 years agoLinked from 1 awesome list
ahb-liteasic-designaxi4el2fpgafusesocopen-source-hardwareprocessorrisc-vriscvriscv32rtlverilatorwestern-digital
aolofsson/awesome-opensource-hardwareRelated projects:
| Repository | Description | Stars |
|---|---|---|
| chipsalliance/cores-veer-eh1 | A RISC-V processor core design implemented in SystemVerilog RTL | 830 |
 openhwgroup/cve2 | A 32-bit RISC-V CPU core with a two-stage pipeline designed for low-cost embedded control applications. | 29 |
 b224hisl/rioschip | A small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing. | 33 |
 olofk/serv | An award-winning RISC-V CPU designed for low-power and area-efficient designs | 1,457 |
| openhwgroup/cv32e40x | A 4-stage RISC-V core for compute-intensive applications with a general-purpose extension interface | 225 |
| chipsalliance/surelog | Provides a comprehensive front-end for SystemVerilog 2017 design and testbench processing | 373 |
| openhwgroup/cvw | A configurable RISC-V processor core with various extensions and peripherals | 282 |
 standardsemiconductor/lion | Develops a formally verified RISC-V processor core using Haskell | 249 |
 lowrisc/ibex | A 32-bit RISC-V CPU core designed for embedded control applications with configurable extensions and parameters. | 1,407 |
 stnolting/neorv32 | An open source 32-bit RISC-V CPU and microcontroller-like SoC written in VHDL for customizable embedded systems | 1,626 |
| openhwgroup/core-v-verif | Functional verification project for RISC-V cores | 458 |
| openhwgroup/cv32e40s | A secure, 4-stage RISC-V core designed for high-security applications with both machine mode and user mode capabilities | 133 |
| chipsalliance/riscv-dv | An instruction generator for RISC-V processor verification | 1,036 |
 ronsor/riscv-zig | A RISC-V CPU emulator written in Zig. | 48 |
 black-parrot/black-parrot | A Linux-capable RISC-V multicore accelerator designed to be small, modular, and easy to use for various applications. | 634 |