core-v-verif
RISC-V core simulator
Functional verification project for RISC-V cores
Functional verification project for the CORE-V family of RISC-V cores.
458 stars
49 watching
226 forks
Language: Assembly
last commit: 3 months ago
Linked from 2 awesome lists
risc-vsystemveriloguvmverification
aolofsson/awesome-opensource-hardware
ben-marshall/awesome-open-hardware-verificationRelated projects:
| Repository | Description | Stars |
|---|---|---|
| openhwgroup/cv32e40x | A 4-stage RISC-V core for compute-intensive applications with a general-purpose extension interface | 225 |
| openhwgroup/cv32e40s | A secure, 4-stage RISC-V core designed for high-security applications with both machine mode and user mode capabilities | 133 |
| openhwgroup/cvw | A configurable RISC-V processor core with various extensions and peripherals | 282 |
| openhwgroup/force-riscv | Generates RISC-V instruction sequences for test verification and modeling | 268 |
| openhwgroup/cve2 | A 32-bit RISC-V CPU core with a two-stage pipeline designed for low-cost embedded control applications. | 29 |
 sifive/prockami | Formal verification and implementation of RISC-V processor designs using Coq. | 22 |
 chipsalliance/cores-veer-eh1 | A RISC-V processor core design implemented in SystemVerilog RTL | 830 |
 symbioticeda/riscv-formal | A framework for formally verifying RISC-V processors by providing a processor-independent formal description and testbenches. | 589 |
 osvvm/osvvmlibraries | Provides reusable and modular VHDL verification components for creating testbenches and verifying digital circuits. | 52 |
| chipsalliance/cores-veer-el2 | A Verilog RTL design for an EL2 RISC-V core with various peripherals and features | 252 |
| openhwgroup/cvfpu | A flexible and parameterizable floating-point unit design for RISC-V processors | 440 |
| chipsalliance/riscv-dv | An instruction generator for RISC-V processor verification | 1,036 |
 standardsemiconductor/lion | Develops a formally verified RISC-V processor core using Haskell | 249 |
 olofk/serv | An award-winning RISC-V CPU designed for low-power and area-efficient designs | 1,457 |
 wyvernsemi/pcievhost | Generates PCIe traffic and supports logic simulation environments | 86 |