serv

b224hisl/rioschip33

RISC-V processor

A small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing.

chipsalliance/cores-veer-eh1830

RISC-V Core

A RISC-V processor core design implemented in SystemVerilog RTL

chipsalliance/cores-veer-el2252

RISC-V processor core

A Verilog RTL design for an EL2 RISC-V core with various peripherals and features

lowrisc/ibex1.4K

RISC-V CPU core

A 32-bit RISC-V CPU core designed for embedded control applications with configurable extensions and parameters.

olofk/corescore142

FPGA benchmarker

An FPGA benchmarking tool that tests the number of SERV cores that can be utilized within an FPGA

ronsor/riscv-zig48

CPU emulator

A RISC-V CPU emulator written in Zig.

lowrisc/muntjac79

RISC-V processor

A minimal 64-bit RISC-V multicore processor designed to be easy to understand and extend for educational and academic purposes.

gsmecher/minimax205

RISC-V CPU

An experimental RISC-V CPU implementation designed to optimize performance by executing compressed instructions first and using a microcoded instruction path

riscv/sail-riscv480

RISC-V spec

A comprehensive formal specification of a RISC-V processor architecture using the Sail language

evgenymuryshkin/qusoc21

RISC-V SoC toolkit

A suite of tools and templates for designing and developing RISC-V SoCs using Verilog.

openhwgroup/core-v-verif458

RISC-V core simulator

Functional verification project for RISC-V cores

openhwgroup/cv32e40x225

RISC-V core

A 4-stage RISC-V core for compute-intensive applications with a general-purpose extension interface

chipsalliance/riscv-dv1K

RISC-V simulator

An instruction generator for RISC-V processor verification

openhwgroup/cvw282

RISC-V processor core

A configurable RISC-V processor core with various extensions and peripherals

riscv-mcu/riscv-openocd35

RISC-V debugger

A fork of OpenOCD with RISC-V microcontroller support