Awesome Lists
Top Projects
Most Links
Search
About
Add Project
serv
SERV - The SErial RISC-V CPU
GitHub
[Embed]
1k
stars
38
watching
184
forks
Language:
Verilog
last commit:
3 days ago
Linked from
1 awesome list
asic
fpga
risc-v
verilog
Backlinks from these awesome lists:
aolofsson/awesome-opensource-hardware