Awesome Lists
Top Projects
Most Links
Search
About
Add Project
serv
SERV - The SErial RISC-V CPU
GitHub
1k
stars
37
watching
178
forks
Language:
Verilog
last commit:
about 1 month ago
asic
fpga
risc-v
verilog