serv

RISC-V CPU

An award-winning RISC-V CPU designed for low-power and area-efficient designs

SERV - The SErial RISC-V CPU

GitHub

1k stars
38 watching
190 forks
Language: Verilog
last commit: 5 days ago
Linked from 1 awesome list

asicfpgarisc-vverilog

Backlinks from these awesome lists:

Related projects:

Repository Description Stars
b224hisl/rioschip A small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing. 33
chipsalliance/cores-veer-eh1 A RISC-V processor core design implemented in SystemVerilog RTL 822
chipsalliance/cores-veer-el2 A Verilog RTL design for an EL2 RISC-V core with various peripherals and features 250
lowrisc/ibex A 32-bit RISC-V CPU core designed for embedded control applications with configurable extensions and parameters. 1,382
olofk/corescore An FPGA benchmarking tool that tests the number of SERV cores that can be utilized within an FPGA 139
ronsor/riscv-zig A RISC-V CPU emulator written in Zig. 48
lowrisc/muntjac A minimal 64-bit RISC-V multicore processor designed to be easy to understand and extend for educational and academic purposes. 78
gsmecher/minimax An experimental RISC-V CPU implementation designed to optimize performance by executing compressed instructions first and using a microcoded instruction path 204
riscv/sail-riscv A comprehensive formal specification of a RISC-V processor architecture using the Sail language 461
evgenymuryshkin/qusoc A suite of tools and templates for designing and developing RISC-V SoCs using Verilog. 21
openhwgroup/core-v-verif Functional verification project for RISC-V cores 448
openhwgroup/cv32e40x A 4-stage RISC-V core for compute-intensive applications with a general-purpose extension interface 217
chipsalliance/riscv-dv An instruction generator for RISC-V processor verification 1,027
openhwgroup/cvw A configurable RISC-V processor core with various extensions and peripherals 272
riscv-mcu/riscv-openocd A fork of OpenOCD with RISC-V microcontroller support 34