ibex
RISC-V CPU core
A 32-bit RISC-V CPU core designed for embedded control applications with configurable extensions and parameters.
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
1k stars
98 watching
552 forks
Language: SystemVerilog
last commit: almost 2 years agoLinked from 1 awesome list
cpucorehardwarerisc-vrv32
aolofsson/awesome-opensource-hardwareRelated projects:
| Repository | Description | Stars |
|---|---|---|
| lowrisc/muntjac | A minimal 64-bit RISC-V multicore processor designed to be easy to understand and extend for educational and academic purposes. | 79 |
 openhwgroup/cve2 | A 32-bit RISC-V CPU core with a two-stage pipeline designed for low-cost embedded control applications. | 29 |
 b224hisl/rioschip | A small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing. | 33 |
 olofk/serv | An award-winning RISC-V CPU designed for low-power and area-efficient designs | 1,457 |
| openhwgroup/cv32e40x | A 4-stage RISC-V core for compute-intensive applications with a general-purpose extension interface | 225 |
 black-parrot/black-parrot | A Linux-capable RISC-V multicore accelerator designed to be small, modular, and easy to use for various applications. | 634 |
 chipsalliance/cores-veer-el2 | A Verilog RTL design for an EL2 RISC-V core with various peripherals and features | 252 |
| chipsalliance/cores-veer-eh1 | A RISC-V processor core design implemented in SystemVerilog RTL | 830 |
| openhwgroup/cv32e40s | A secure, 4-stage RISC-V core designed for high-security applications with both machine mode and user mode capabilities | 133 |
 gsmecher/minimax | An experimental RISC-V CPU implementation designed to optimize performance by executing compressed instructions first and using a microcoded instruction path | 205 |
 riscv-rust/e310x | A collection of Rust crates providing peripheral access and hardware abstraction layers for RISC-V based E310x microcontrollers. | 19 |
| riscv-rust/e310x-hal | Provides an embedded hardware abstraction layer (HAL) for the E310x microcontroller family. | 17 |
| riscv-rust/gd32vf103-pac | A peripheral access crate for a specific microcontroller family | 36 |
 cnlohr/mini-rv32ima | A tiny RISC-V emulator for running Linux-like systems on small devices. | 1,708 |
 standardsemiconductor/lion | Develops a formally verified RISC-V processor core using Haskell | 249 |