black-parrot
RISC-V core
A Linux-capable RISC-V multicore accelerator designed to be small, modular, and easy to use for various applications.
A Linux-capable RISC-V multicore for and by the world
634 stars
24 watching
182 forks
Language: SystemVerilog
last commit: over 1 year ago
Linked from 1 awesome list
aolofsson/awesome-opensource-hardwareRelated projects:
| Repository | Description | Stars |
|---|---|---|
 b224hisl/rioschip | A small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing. | 33 |
 openhwgroup/cv32e40x | A 4-stage RISC-V core for compute-intensive applications with a general-purpose extension interface | 225 |
 lowrisc/ibex | A 32-bit RISC-V CPU core designed for embedded control applications with configurable extensions and parameters. | 1,407 |
| lowrisc/muntjac | A minimal 64-bit RISC-V multicore processor designed to be easy to understand and extend for educational and academic purposes. | 79 |
| openhwgroup/cv32e40s | A secure, 4-stage RISC-V core designed for high-security applications with both machine mode and user mode capabilities | 133 |
 standardsemiconductor/lion | Develops a formally verified RISC-V processor core using Haskell | 249 |
 riscv-rust/gd32vf103-pac | A peripheral access crate for a specific microcontroller family | 36 |
| openhwgroup/cve2 | A 32-bit RISC-V CPU core with a two-stage pipeline designed for low-cost embedded control applications. | 29 |
 moonbaseotago/vroom | An open-source RISC-V CPU implementation with high performance and multithreading capabilities. | 481 |
 cornell-brg/lizard | A modular RISC-V processor design built with Python | 84 |
| openhwgroup/cvw | A configurable RISC-V processor core with various extensions and peripherals | 282 |
 chipsalliance/cores-veer-el2 | A Verilog RTL design for an EL2 RISC-V core with various peripherals and features | 252 |
 risc0/risc0 | A platform for executing and verifying computations in a secure, programmable virtual machine. | 1,731 |
| chipsalliance/cores-veer-eh1 | A RISC-V processor core design implemented in SystemVerilog RTL | 830 |
 gsmecher/minimax | An experimental RISC-V CPU implementation designed to optimize performance by executing compressed instructions first and using a microcoded instruction path | 205 |