mini-rv32ima
RISC-V Emulator
A tiny RISC-V emulator for running Linux-like systems on small devices.
A tiny C header-only risc-v emulator.
2k stars
32 watching
139 forks
Language: C
last commit: 2 months ago
Linked from 1 awesome list
uhub/awesome-cRelated projects:
| Repository | Description | Stars |
|---|---|---|
 lekkit/rvvm | An emulator and virtual machine for the RISC-V instruction set architecture. | 953 |
| cnlohr/ch32v003fun | Develops tooling and environment for efficient use of CH32V003 microcontroller | 975 |
 riscv-mcu/riscv-openocd | A fork of OpenOCD with RISC-V microcontroller support | 35 |
 chipsalliance/dromajo | An emulator designed to run RISC-V RV64GC code on RTL co-simulation hardware | 219 |
 0xbadfca11/miniwsl | A lightweight implementation of Windows Subsystem for Linux | 73 |
 ronsor/riscv-zig | A RISC-V CPU emulator written in Zig. | 48 |
 mariusmm/risc-v-tlm | A RISC-V processor simulator with SystemC and TLM-2 support for various instruction sets and peripherals. | 285 |
 taraholeinit/minivmac-3ds | A C implementation of the Mini vMac emulator for the Nintendo 3DS | 138 |
 lowrisc/ibex | A 32-bit RISC-V CPU core designed for embedded control applications with configurable extensions and parameters. | 1,407 |
 openmachine-ai/tinyfive | A lightweight RISC-V emulator and assembler written in Python for simulating neural networks and assembly code execution. | 52 |
 riscv-rust/gd32vf103xx-hal | A hardware abstraction layer for the GD32VF103 microcontroller family | 54 |
 b224hisl/rioschip | A small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing. | 33 |
 lucasgleba/zkriscv | A RISC-V CPU emulator implemented as a zero-knowledge verification system to prove program execution correctness | 47 |
 gsmecher/minimax | An experimental RISC-V CPU implementation designed to optimize performance by executing compressed instructions first and using a microcoded instruction path | 205 |
 mrlsd/riscv-fs | A F# implementation of the RISC-V Instruction Set Architecture | 282 |