mini-rv32ima

RISC-V Emulator

A tiny RISC-V emulator for running Linux-like systems on small devices.

A tiny C header-only risc-v emulator.

GitHub

2k stars
32 watching
139 forks
Language: C
last commit: almost 2 years ago
Linked from 1 awesome list


Backlinks from these awesome lists:

Related projects:

RepositoryDescriptionStars
lekkit/rvvmAn emulator and virtual machine for the RISC-V instruction set architecture.953
cnlohr/ch32v003funDevelops tooling and environment for efficient use of CH32V003 microcontroller975
riscv-mcu/riscv-openocdA fork of OpenOCD with RISC-V microcontroller support35
chipsalliance/dromajoAn emulator designed to run RISC-V RV64GC code on RTL co-simulation hardware219
0xbadfca11/miniwslA lightweight implementation of Windows Subsystem for Linux73
ronsor/riscv-zigA RISC-V CPU emulator written in Zig.48
mariusmm/risc-v-tlmA RISC-V processor simulator with SystemC and TLM-2 support for various instruction sets and peripherals.285
taraholeinit/minivmac-3dsA C implementation of the Mini vMac emulator for the Nintendo 3DS138
lowrisc/ibexA 32-bit RISC-V CPU core designed for embedded control applications with configurable extensions and parameters.1,407
openmachine-ai/tinyfiveA lightweight RISC-V emulator and assembler written in Python for simulating neural networks and assembly code execution.52
riscv-rust/gd32vf103xx-halA hardware abstraction layer for the GD32VF103 microcontroller family54
b224hisl/rioschipA small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing.33
lucasgleba/zkriscvA RISC-V CPU emulator implemented as a zero-knowledge verification system to prove program execution correctness47
gsmecher/minimaxAn experimental RISC-V CPU implementation designed to optimize performance by executing compressed instructions first and using a microcoded instruction path205
mrlsd/riscv-fsA F# implementation of the RISC-V Instruction Set Architecture282