riscv-fs

RISC-V emulator

A F# implementation of the RISC-V Instruction Set Architecture

F# RISC-V Instruction Set formal specification

GitHub
282 stars
12 watching
14 forks
Language: F#
last commit: 5 months ago
Linked from 1 awesome list

cpufsfsharpisalibraryrisc-processorrisc-vriscvriscv-emulatorriscv-simulatorriscv32riscv64

Backlinks from these awesome lists:

Related projects:

Repository Description Stars
mariusmm/risc-v-tlm A RISC-V processor simulator with SystemC and TLM-2 support for various instruction sets and peripherals. 285
ronsor/riscv-zig A RISC-V CPU emulator written in Zig. 48
riscv-mcu/riscv-openocd A fork of OpenOCD with RISC-V microcontroller support 35
chipsalliance/riscv-dv An instruction generator for RISC-V processor verification 1,036
mit-plv/riscv-semantics A formal specification of the RISC-V instruction set architecture in Haskell 159
lekkit/rvvm An emulator and virtual machine for the RISC-V instruction set architecture. 953
riscv/sail-riscv A comprehensive formal specification of a RISC-V processor architecture using the Sail language 480
lucasgleba/zkriscv A RISC-V CPU emulator implemented as a zero-knowledge verification system to prove program execution correctness 47
chipsalliance/cores-veer-eh1 A RISC-V processor core design implemented in SystemVerilog RTL 830
mit-plv/riscv-coq An implementation of the RISC-V instruction set specification in Coq 110
riscv-rust/gd32vf103xx-hal A hardware abstraction layer for the GD32VF103 microcontroller family 54
olofk/serv An award-winning RISC-V CPU designed for low-power and area-efficient designs 1,457
lowrisc/muntjac A minimal 64-bit RISC-V multicore processor designed to be easy to understand and extend for educational and academic purposes. 79
fsharp/emacs-fsharp-mode Provides support and tools for the F# programming language within the Emacs text editor. 209
sifive/prockami Formal verification and implementation of RISC-V processor designs using Coq. 22