riscv-semantics
by mit-plv
A formal semantics of the RISC-V ISA in Haskell
AI summary
RISC-V semantics
A formal specification of the RISC-V instruction set architecture in Haskell
- stars
- 159
- forks
- 16
- watching
- 24
Similar projects
Found by comparing what the projects do, not just their names.
RISC-V spec
An implementation of the RISC-V instruction set specification in Coq
RISC-V spec
A comprehensive formal specification of a RISC-V processor architecture using the Sail language
Bit Vector Library
A repository unifying bit vector definitions and lemmas across multiple Coq projects.
RISC-V simulator
An instruction generator for RISC-V processor verification
RISC-V core
Develops a formally verified RISC-V processor core using Haskell
Microcontroller library
Provides low-level access and interfaces for writing software on RISC-V microcontrollers.
RISC-V Verifier
A framework for formally verifying RISC-V processors by providing a processor-independent formal description and testbenches.
RISC-V emulator
A F# implementation of the RISC-V Instruction Set Architecture
Hardware design language
A formal language for designing and verifying rule-based hardware systems
mit-plv/fiat149
Data type synthesizer
A Coq-based library for synthesizing correct-by-construction abstract data types and parsers from formal specifications
lekkit/rvvm953
RISC-V VM
An emulator and virtual machine for the RISC-V instruction set architecture.
Coq utility library
A collection of reusable tools and utilities for working with the Coq proof assistant
haskell/lsp371
Language Server Protocol
A Haskell implementation of the Microsoft Language Server Protocol
olofk/serv1.5K
RISC-V CPU
An award-winning RISC-V CPU designed for low-power and area-efficient designs
Program verifier
Automated verification of higher-order programs using separation logic