riscv-coq
by mit-plv
RISC-V Specification in Coq
AI summary
RISC-V spec
An implementation of the RISC-V instruction set specification in Coq
- stars
- 110
- forks
- 17
- watching
- 15
- awesome lists
- 2
Similar projects
Found by comparing what the projects do, not just their names.
RISC-V spec
A comprehensive formal specification of a RISC-V processor architecture using the Sail language
RISC-V semantics
A formal specification of the RISC-V instruction set architecture in Haskell
Coq utility library
A collection of reusable tools and utilities for working with the Coq proof assistant
Data type synthesizer
A Coq-based library for synthesizing correct-by-construction abstract data types and parsers from formal specifications
Bit Vector Library
A repository unifying bit vector definitions and lemmas across multiple Coq projects.
Program verifier
Automated verification of higher-order programs using separation logic
Processor simulator
Formal verification and implementation of RISC-V processor designs using Coq.
Compiler toolkit
A toolkit for compiling functional programs into imperative code for performance-critical applications
RISC-V simulator
An instruction generator for RISC-V processor verification
File system
A file system written and verified in the Coq proof assistant with a focus on security.
Hardware specification platform
A platform for high-level parametric hardware specification and modular verification
Hardware design language
A formal language for designing and verifying rule-based hardware systems
Wasm spec
A formalized version of the WebAssembly specification using Coq
RISC-V emulator
A F# implementation of the RISC-V Instruction Set Architecture
RISC-V debugger
A fork of OpenOCD with RISC-V microcontroller support
Featured in 2 awesome lists
Each link jumps to the spot where the list mentions riscv-coq.
