sail-riscv
RISC-V spec
A comprehensive formal specification of a RISC-V processor architecture using the Sail language
Sail RISC-V model
480 stars
45 watching
171 forks
Language: Coq
last commit: 2 months ago Related projects:
| Repository | Description | Stars |
|---|---|---|
 mit-plv/riscv-coq | An implementation of the RISC-V instruction set specification in Coq | 110 |
| mit-plv/riscv-semantics | A formal specification of the RISC-V instruction set architecture in Haskell | 159 |
 chipsalliance/riscv-dv | An instruction generator for RISC-V processor verification | 1,036 |
 olofk/serv | An award-winning RISC-V CPU designed for low-power and area-efficient designs | 1,457 |
 mrlsd/riscv-fs | A F# implementation of the RISC-V Instruction Set Architecture | 282 |
 sifive/prockami | Formal verification and implementation of RISC-V processor designs using Coq. | 22 |
 mariusmm/risc-v-tlm | A RISC-V processor simulator with SystemC and TLM-2 support for various instruction sets and peripherals. | 285 |
 standardsemiconductor/lion | Develops a formally verified RISC-V processor core using Haskell | 249 |
 riscv-mcu/riscv-openocd | A fork of OpenOCD with RISC-V microcontroller support | 35 |
 moonbaseotago/vroom | An open-source RISC-V CPU implementation with high performance and multithreading capabilities. | 481 |
 lowrisc/muntjac | A minimal 64-bit RISC-V multicore processor designed to be easy to understand and extend for educational and academic purposes. | 79 |
 b224hisl/rioschip | A small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing. | 33 |
 black-parrot/black-parrot | A Linux-capable RISC-V multicore accelerator designed to be small, modular, and easy to use for various applications. | 634 |
 riscv-rust/longan-nano | A Rust-based board support package for the Longan Nano board | 118 |
 openhwgroup/core-v-verif | Functional verification project for RISC-V cores | 458 |