sail-riscv
by riscv
Sail RISC-V model
AI summary
RISC-V spec
A comprehensive formal specification of a RISC-V processor architecture using the Sail language
- stars
- 480
- forks
- 171
- watching
- 45
Similar projects
Found by comparing what the projects do, not just their names.
RISC-V spec
An implementation of the RISC-V instruction set specification in Coq
RISC-V semantics
A formal specification of the RISC-V instruction set architecture in Haskell
RISC-V simulator
An instruction generator for RISC-V processor verification
olofk/serv1.5K
RISC-V CPU
An award-winning RISC-V CPU designed for low-power and area-efficient designs
RISC-V emulator
A F# implementation of the RISC-V Instruction Set Architecture
Processor simulator
Formal verification and implementation of RISC-V processor designs using Coq.
RISC-V simulator
A RISC-V processor simulator with SystemC and TLM-2 support for various instruction sets and peripherals.
RISC-V core
Develops a formally verified RISC-V processor core using Haskell
RISC-V debugger
A fork of OpenOCD with RISC-V microcontroller support
RISC-V CPU
An open-source RISC-V CPU implementation with high performance and multithreading capabilities.
RISC-V processor
A minimal 64-bit RISC-V multicore processor designed to be easy to understand and extend for educational and academic purposes.
RISC-V processor
A small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing.
RISC-V core
A Linux-capable RISC-V multicore accelerator designed to be small, modular, and easy to use for various applications.
Board support crate
A Rust-based board support package for the Longan Nano board
RISC-V core simulator
Functional verification project for RISC-V cores