vroom

RISC-V CPU

An open-source RISC-V CPU implementation with high performance and multithreading capabilities.

VRoom! RISC-V CPU

GitHub
481 stars
27 watching
22 forks
Language: Verilog
last commit: 6 months ago
Linked from 1 awesome list


Backlinks from these awesome lists:

Related projects:

Repository Description Stars
ronsor/riscv-zig A RISC-V CPU emulator written in Zig. 48
b224hisl/rioschip A small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing. 33
lowrisc/muntjac A minimal 64-bit RISC-V multicore processor designed to be easy to understand and extend for educational and academic purposes. 79
lekkit/rvvm An emulator and virtual machine for the RISC-V instruction set architecture. 953
gsmecher/minimax An experimental RISC-V CPU implementation designed to optimize performance by executing compressed instructions first and using a microcoded instruction path 205
cornell-brg/lizard A modular RISC-V processor design built with Python 84
black-parrot/black-parrot A Linux-capable RISC-V multicore accelerator designed to be small, modular, and easy to use for various applications. 634
mariusmm/risc-v-tlm A RISC-V processor simulator with SystemC and TLM-2 support for various instruction sets and peripherals. 285
olofk/serv An award-winning RISC-V CPU designed for low-power and area-efficient designs 1,457
chipsalliance/dromajo An emulator designed to run RISC-V RV64GC code on RTL co-simulation hardware 219
chipsalliance/cores-veer-eh1 A RISC-V processor core design implemented in SystemVerilog RTL 830
chipsalliance/cores-veer-el2 A Verilog RTL design for an EL2 RISC-V core with various peripherals and features 252
dkogan/vnlog A toolkit for manipulating tabular ASCII data with normal UNIX tools. 161
riscv/sail-riscv A comprehensive formal specification of a RISC-V processor architecture using the Sail language 480
chipsalliance/riscv-dv An instruction generator for RISC-V processor verification 1,036