riscv-dv
RISC-V simulator
An instruction generator for RISC-V processor verification
Random instruction generator for RISC-V processor verification
1k stars
83 watching
329 forks
Language: Python
last commit: 3 months ago
Linked from 2 awesome lists
aolofsson/awesome-opensource-hardware
ben-marshall/awesome-open-hardware-verificationRelated projects:
| Repository | Description | Stars |
|---|---|---|
| chipsalliance/dromajo | An emulator designed to run RISC-V RV64GC code on RTL co-simulation hardware | 216 |
 sifive/prockami | Formal verification and implementation of RISC-V processor designs using Coq. | 22 |
| chipsalliance/cores-veer-eh1 | A RISC-V processor core design implemented in SystemVerilog RTL | 821 |
 kev-cam/v2k-top | A software framework for parsing and simulating digital circuits described in Verilog and C++ languages. | 7 |
 mit-plv/riscv-coq | An implementation of the RISC-V instruction set specification in Coq | 109 |
 riscv/sail-riscv | A comprehensive formal specification of a RISC-V processor architecture using the Sail language | 461 |
 mariusmm/risc-v-tlm | A RISC-V processor simulator with SystemC and TLM-2 support for various instruction sets and peripherals. | 276 |
| mit-plv/riscv-semantics | A formal specification of the RISC-V instruction set architecture in Haskell | 156 |
 openhwgroup/force-riscv | Generates RISC-V instruction sequences for test verification and modeling | 265 |
 ronsor/riscv-zig | A RISC-V CPU emulator written in Zig. | 48 |
| openhwgroup/core-v-verif | Functional verification project for RISC-V cores | 446 |
 galacticstudios/kicadverilog | Converts KiCad schematic designs into Verilog code to simulate and design digital circuits | 54 |
 mrlsd/riscv-fs | A F# implementation of the RISC-V Instruction Set Architecture | 282 |
| chipsalliance/cores-veer-el2 | A Verilog RTL design for an EL2 RISC-V core with various peripherals and features | 252 |
 riscv-mcu/riscv-openocd | A fork of OpenOCD with RISC-V microcontroller support | 34 |