force-riscv

Instruction generator

Generates RISC-V instruction sequences for test verification and modeling

Instruction Set Generator initially contributed by Futurewei

268 stars

28 watching

59 forks

Language: C++

last commit: about 2 years ago

Linked from 2 awesome lists

Backlinks from these awesome lists:

Related projects:

Repository	Description	Stars
openhwgroup/core-v-verif	Functional verification project for RISC-V cores	458
openhwgroup/cv32e40x	A 4-stage RISC-V core for compute-intensive applications with a general-purpose extension interface	225
openhwgroup/cv32e40s	A secure, 4-stage RISC-V core designed for high-security applications with both machine mode and user mode capabilities	133
chipsalliance/riscv-dv	An instruction generator for RISC-V processor verification	1,036
openhwgroup/cvw	A configurable RISC-V processor core with various extensions and peripherals	282
opendatalab/vigc	Autonomously generates high-quality image-text instruction fine-tuning datasets	91
openhwgroup/cvfpu	A flexible and parameterizable floating-point unit design for RISC-V processors	440
ncsoft/cap2qa	A dataset and implementation of a method to generate instructions based on visual data	5
riscv-mcu/riscv-openocd	A fork of OpenOCD with RISC-V microcontroller support	35
openhwgroup/cve2	A 32-bit RISC-V CPU core with a two-stage pipeline designed for low-cost embedded control applications.	29
openhwgroup/cv-hpdcache	An RTL source implementation of an L1 data cache designed for RISC-V cores and accelerators.	62
iiis-li-group/openfe	An automated feature generation tool for tabular data	806
s-ol/gpwfc	An algorithmic procedural content generation tool using GPU acceleration.	50
sifive/prockami	Formal verification and implementation of RISC-V processor designs using Coq.	22
openmachine-ai/tinyfive	A lightweight RISC-V emulator and assembler written in Python for simulating neural networks and assembly code execution.	52