cv32e40s

4 stage, in-order, secure RISC-V core based on the CV32E40P

GitHub

127 stars
17 watching
22 forks
Language: SystemVerilog
last commit: about 2 months ago

Screenshot of openhwgroup/cv32e40s website

docs.openhwgroup.org/projects/cv32e40s-user-manual/en/latest/