cv32e40s

RISC-V core

A secure, 4-stage RISC-V core designed for high-security applications with both machine mode and user mode capabilities

4 stage, in-order, secure RISC-V core based on the CV32E40P

GitHub

131 stars
17 watching
22 forks
Language: SystemVerilog
last commit: about 1 month ago
Linked from 1 awesome list


Backlinks from these awesome lists:

Related projects:

Repository Description Stars
openhwgroup/cv32e40x A 4-stage RISC-V core for compute-intensive applications with a general-purpose extension interface 220
openhwgroup/cve2 A 32-bit RISC-V CPU core with a two-stage pipeline designed for low-cost embedded control applications. 29
openhwgroup/cvw A configurable RISC-V processor core with various extensions and peripherals 272
openhwgroup/core-v-verif Functional verification project for RISC-V cores 450
openhwgroup/force-riscv Generates RISC-V instruction sequences for test verification and modeling 266
chipsalliance/cores-veer-eh1 A RISC-V processor core design implemented in SystemVerilog RTL 824
openhwgroup/cv-hpdcache An RTL source implementation of an L1 data cache designed for RISC-V cores and accelerators. 61
b224hisl/rioschip A small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing. 33
black-parrot/black-parrot A Linux-capable RISC-V multicore accelerator designed to be small, modular, and easy to use for various applications. 629
riscv-mcu/riscv-openocd A fork of OpenOCD with RISC-V microcontroller support 35
riscv-rust/gd32vf103-pac A peripheral access crate for a specific microcontroller family 36
chipsalliance/cores-veer-el2 A Verilog RTL design for an EL2 RISC-V core with various peripherals and features 250
lowrisc/ibex A 32-bit RISC-V CPU core designed for embedded control applications with configurable extensions and parameters. 1,393
risc0/risc0 A platform for executing and verifying computations in a secure, programmable virtual machine. 1,699
openhwgroup/cvfpu A flexible, parametric floating-point unit design for RISC-V processors and other environments 438