cv32e40s
by openhwgroup
SystemVerilogpushed almost 2 years ago
4 stage, in-order, secure RISC-V core based on the CV32E40P
AI summary
RISC-V core
A secure, 4-stage RISC-V core designed for high-security applications with both machine mode and user mode capabilities
- stars
- 133
- forks
- 23
- watching
- 17
- awesome list
- 1
Featured in 1 awesome list
Each link jumps to the spot where the list mentions cv32e40s.