cv32e40x
RISC-V core
A 4-stage RISC-V core for compute-intensive applications with a general-purpose extension interface
4 stage, in-order, compute RISC-V core based on the CV32E40P
217 stars
17 watching
52 forks
Language: SystemVerilog
last commit: 17 days ago
Linked from 1 awesome list
Related projects:
Repository | Description | Stars |
---|---|---|
openhwgroup/cv32e40s | A secure, 4-stage RISC-V core designed for high-security applications with both machine mode and user mode capabilities | 131 |
openhwgroup/cve2 | A 32-bit RISC-V CPU core with a two-stage pipeline designed for low-cost embedded control applications. | 29 |
openhwgroup/cvw | A configurable RISC-V processor core with various extensions and peripherals | 272 |
openhwgroup/core-v-verif | Functional verification project for RISC-V cores | 448 |
openhwgroup/force-riscv | Generates RISC-V instruction sequences for test verification and modeling | 266 |
chipsalliance/cores-veer-eh1 | A RISC-V processor core design implemented in SystemVerilog RTL | 822 |
openhwgroup/cv-hpdcache | An RTL source implementation of an L1 data cache designed for RISC-V cores and accelerators. | 60 |
riscv-mcu/riscv-openocd | A fork of OpenOCD with RISC-V microcontroller support | 34 |
b224hisl/rioschip | A small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing. | 33 |
chipsalliance/cores-veer-el2 | A Verilog RTL design for an EL2 RISC-V core with various peripherals and features | 250 |
black-parrot/black-parrot | A Linux-capable RISC-V multicore accelerator designed to be small, modular, and easy to use for various applications. | 626 |
lowrisc/ibex | A 32-bit RISC-V CPU core designed for embedded control applications with configurable extensions and parameters. | 1,382 |
openhwgroup/cvfpu | A parametric floating-point unit with support for various formats and operations | 438 |
riscv-rust/gd32vf103-pac | A peripheral access crate for a specific microcontroller family | 36 |
hughperkins/verigpu | An open-source implementation of a GPU core for machine learning, designed to run PyTorch and other frameworks on an ASIC. | 828 |