cve2
RISC-V core
A 32-bit RISC-V CPU core with a two-stage pipeline designed for low-cost embedded control applications.
The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH Zurich and Ibex work from lowRISC.
29 stars
7 watching
26 forks
Language: SystemVerilog
last commit: 8 months ago
Linked from 1 awesome list
aolofsson/awesome-opensource-hardwareRelated projects:
| Repository | Description | Stars |
|---|---|---|
| openhwgroup/cv32e40x | A 4-stage RISC-V core for compute-intensive applications with a general-purpose extension interface | 225 |
| openhwgroup/cv32e40s | A secure, 4-stage RISC-V core designed for high-security applications with both machine mode and user mode capabilities | 133 |
| openhwgroup/cvw | A configurable RISC-V processor core with various extensions and peripherals | 282 |
 chipsalliance/cores-veer-el2 | A Verilog RTL design for an EL2 RISC-V core with various peripherals and features | 252 |
| chipsalliance/cores-veer-eh1 | A RISC-V processor core design implemented in SystemVerilog RTL | 830 |
| openhwgroup/core-v-verif | Functional verification project for RISC-V cores | 458 |
 lowrisc/ibex | A 32-bit RISC-V CPU core designed for embedded control applications with configurable extensions and parameters. | 1,407 |
 black-parrot/black-parrot | A Linux-capable RISC-V multicore accelerator designed to be small, modular, and easy to use for various applications. | 634 |
 b224hisl/rioschip | A small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing. | 33 |
 riscv-mcu/riscv-openocd | A fork of OpenOCD with RISC-V microcontroller support | 35 |
| openhwgroup/cv-hpdcache | An RTL source implementation of an L1 data cache designed for RISC-V cores and accelerators. | 62 |
 hughperkins/verigpu | An open-source implementation of a GPU core for machine learning, designed to run PyTorch and other frameworks on an ASIC. | 852 |
 olofk/serv | An award-winning RISC-V CPU designed for low-power and area-efficient designs | 1,457 |
 standardsemiconductor/lion | Develops a formally verified RISC-V processor core using Haskell | 249 |
 gsmecher/minimax | An experimental RISC-V CPU implementation designed to optimize performance by executing compressed instructions first and using a microcoded instruction path | 205 |