minimax

RISC-V CPU

An experimental RISC-V CPU implementation designed to optimize performance by executing compressed instructions first and using a microcoded instruction path

Minimax: a Compressed-First, Microcoded RISC-V CPU

GitHub

205 stars
10 watching
13 forks
Language: Verilog
last commit: over 2 years ago
Linked from 1 awesome list


Backlinks from these awesome lists:

Related projects:

RepositoryDescriptionStars
lowrisc/muntjacA minimal 64-bit RISC-V multicore processor designed to be easy to understand and extend for educational and academic purposes.79
b224hisl/rioschipA small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing.33
riscv-rust/gd32vf103-pacA peripheral access crate for a specific microcontroller family36
olofk/servAn award-winning RISC-V CPU designed for low-power and area-efficient designs1,457
moonbaseotago/vroomAn open-source RISC-V CPU implementation with high performance and multithreading capabilities.481
ronsor/riscv-zigA RISC-V CPU emulator written in Zig.48
lowrisc/ibexA 32-bit RISC-V CPU core designed for embedded control applications with configurable extensions and parameters.1,407
riscv-rust/gd32vf103xx-halA hardware abstraction layer for the GD32VF103 microcontroller family54
xmc-rs/xmc4100A peripheral access crate for interacting with embedded systems1
standardsemiconductor/lionDevelops a formally verified RISC-V processor core using Haskell249
xmc-rs/xmc4800A Rust library for interfacing with the XMC4800 microcontroller peripheral interface3
rust-embedded/cortex-mProvides low-level interfaces to interact with Cortex-M microcontrollers using Rust842
riscv-mcu/riscv-openocdA fork of OpenOCD with RISC-V microcontroller support35
openhwgroup/cv32e40xA 4-stage RISC-V core for compute-intensive applications with a general-purpose extension interface225
black-parrot/black-parrotA Linux-capable RISC-V multicore accelerator designed to be small, modular, and easy to use for various applications.634