minimax
RISC-V CPU
An experimental RISC-V CPU implementation designed to optimize performance by executing compressed instructions first and using a microcoded instruction path
Minimax: a Compressed-First, Microcoded RISC-V CPU
205 stars
10 watching
13 forks
Language: Verilog
last commit: 10 months ago
Linked from 1 awesome list
Related projects:
Repository | Description | Stars |
---|---|---|
| A minimal 64-bit RISC-V multicore processor designed to be easy to understand and extend for educational and academic purposes. | 79 |
| A small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing. | 33 |
| A peripheral access crate for a specific microcontroller family | 36 |
| An award-winning RISC-V CPU designed for low-power and area-efficient designs | 1,457 |
| An open-source RISC-V CPU implementation with high performance and multithreading capabilities. | 481 |
| A RISC-V CPU emulator written in Zig. | 48 |
| A 32-bit RISC-V CPU core designed for embedded control applications with configurable extensions and parameters. | 1,407 |
| A hardware abstraction layer for the GD32VF103 microcontroller family | 54 |
| A peripheral access crate for interacting with embedded systems | 1 |
| Develops a formally verified RISC-V processor core using Haskell | 249 |
| A Rust library for interfacing with the XMC4800 microcontroller peripheral interface | 3 |
| Provides low-level interfaces to interact with Cortex-M microcontrollers using Rust | 842 |
| A fork of OpenOCD with RISC-V microcontroller support | 35 |
| A 4-stage RISC-V core for compute-intensive applications with a general-purpose extension interface | 225 |
| A Linux-capable RISC-V multicore accelerator designed to be small, modular, and easy to use for various applications. | 634 |