minimax
by gsmecher
Minimax: a Compressed-First, Microcoded RISC-V CPU
AI summary
RISC-V CPU
An experimental RISC-V CPU implementation designed to optimize performance by executing compressed instructions first and using a microcoded instruction path
- stars
- 205
- forks
- 13
- watching
- 10
- awesome list
- 1
Similar projects
Found by comparing what the projects do, not just their names.
RISC-V processor
A minimal 64-bit RISC-V multicore processor designed to be easy to understand and extend for educational and academic purposes.
RISC-V processor
A small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing.
Microcontroller API
A peripheral access crate for a specific microcontroller family
olofk/serv1.5K
RISC-V CPU
An award-winning RISC-V CPU designed for low-power and area-efficient designs
RISC-V CPU
An open-source RISC-V CPU implementation with high performance and multithreading capabilities.
CPU emulator
A RISC-V CPU emulator written in Zig.
lowrisc/ibex1.4K
RISC-V CPU core
A 32-bit RISC-V CPU core designed for embedded control applications with configurable extensions and parameters.
Microcontroller HAL
A hardware abstraction layer for the GD32VF103 microcontroller family
Microcontroller library
A peripheral access crate for interacting with embedded systems
RISC-V core
Develops a formally verified RISC-V processor core using Haskell
Microcontroller library
A Rust library for interfacing with the XMC4800 microcontroller peripheral interface
MC CPU interface
Provides low-level interfaces to interact with Cortex-M microcontrollers using Rust
RISC-V debugger
A fork of OpenOCD with RISC-V microcontroller support
RISC-V core
A 4-stage RISC-V core for compute-intensive applications with a general-purpose extension interface
RISC-V core
A Linux-capable RISC-V multicore accelerator designed to be small, modular, and easy to use for various applications.
Featured in 1 awesome list
Each link jumps to the spot where the list mentions minimax.
