minimax

RISC-V CPU

An experimental RISC-V CPU implementation designed to optimize performance by executing compressed instructions first and using a microcoded instruction path

Minimax: a Compressed-First, Microcoded RISC-V CPU

GitHub

204 stars
10 watching
13 forks
Language: Verilog
last commit: 7 months ago
Linked from 1 awesome list


Backlinks from these awesome lists:

Related projects:

Repository Description Stars
lowrisc/muntjac A minimal 64-bit RISC-V multicore processor designed to be easy to understand and extend for educational and academic purposes. 78
b224hisl/rioschip A small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing. 32
riscv-rust/gd32vf103-pac A peripheral access crate for a specific microcontroller family 36
olofk/serv An award-winning RISC-V CPU designed for low-power and area-efficient designs 1,442
moonbaseotago/vroom A high-performance RISC-V CPU implementation designed for cloud servers 479
ronsor/riscv-zig A RISC-V CPU emulator written in Zig. 48
lowrisc/ibex A 32-bit RISC-V CPU core designed for embedded control applications with configurable extensions and parameters. 1,377
riscv-rust/gd32vf103xx-hal A hardware abstraction layer for the GD32VF103 microcontroller family 54
xmc-rs/xmc4100 A peripheral access crate for interacting with embedded systems 1
standardsemiconductor/lion Develops a formally verified RISC-V processor core using Haskell 249
xmc-rs/xmc4800 A Rust library for interfacing with the XMC4800 microcontroller peripheral interface 3
rust-embedded/cortex-m Provides low-level interfaces to interact with Cortex-M microcontrollers using Rust 826
riscv-mcu/riscv-openocd A fork of OpenOCD with RISC-V microcontroller support 34
openhwgroup/cv32e40x A 4-stage RISC-V core for compute-intensive applications with a general-purpose extension interface 213
black-parrot/black-parrot A Linux-capable RISC-V multicore accelerator designed to be small, modular, and easy to use for various applications. 626