lion
RISC-V core
Develops a formally verified RISC-V processor core using Haskell
Where Lions Roam: RISC-V on the VELDT
249 stars
12 watching
16 forks
Language: Haskell
last commit: over 1 year ago clashhaskellrisc-vveldt
Related projects:
| Repository | Description | Stars |
|---|---|---|
| | A Haskell-based compiler for hardware description languages like VHDL, Verilog, and SystemVerilog. | 1,451 |
| | A RISC-V processor core design implemented in SystemVerilog RTL | 830 |
| | A formal specification of the RISC-V instruction set architecture in Haskell | 159 |
| | A Verilog RTL design for an EL2 RISC-V core with various peripherals and features | 252 |
| | A Linux-capable RISC-V multicore accelerator designed to be small, modular, and easy to use for various applications. | 634 |
| | Functional verification project for RISC-V cores | 458 |
| | A tool for verifying and validating Haskell programs using refinement types and SMT logic | 1,204 |
| | A standard library for Haskell to provide a common foundation for production software development | 846 |
| | A modular RISC-V processor design built with Python | 84 |
| | An award-winning RISC-V CPU designed for low-power and area-efficient designs | 1,457 |
| | A Haskell code transpiler from another syntax to the standard Haskell syntax | 111 |
| | An experimental RISC-V CPU implementation designed to optimize performance by executing compressed instructions first and using a microcoded instruction path | 205 |
| | Compiles the MicroC programming language into machine code using Haskell | 116 |
| | Provides additional tools and features for Haskell development in Neovim. | 494 |
| | A framework for formally verifying RISC-V processors by providing a processor-independent formal description and testbenches. | 589 |