lion
Where Lions Roam: RISC-V on the VELDT
AI summary
RISC-V core
Develops a formally verified RISC-V processor core using Haskell
- stars
- 249
- forks
- 16
- watching
- 12
Similar projects
Found by comparing what the projects do, not just their names.
Compiler
A Haskell-based compiler for hardware description languages like VHDL, Verilog, and SystemVerilog.
RISC-V Core
A RISC-V processor core design implemented in SystemVerilog RTL
RISC-V semantics
A formal specification of the RISC-V instruction set architecture in Haskell
RISC-V processor core
A Verilog RTL design for an EL2 RISC-V core with various peripherals and features
RISC-V core
A Linux-capable RISC-V multicore accelerator designed to be small, modular, and easy to use for various applications.
RISC-V core simulator
Functional verification project for RISC-V cores
Haskell Verifier
A tool for verifying and validating Haskell programs using refinement types and SMT logic
Haskell library
A standard library for Haskell to provide a common foundation for production software development
RISC-V processor
A modular RISC-V processor design built with Python
olofk/serv1.5K
RISC-V CPU
An award-winning RISC-V CPU designed for low-power and area-efficient designs
serras/hinc111
Syntax converter
A Haskell code transpiler from another syntax to the standard Haskell syntax
RISC-V CPU
An experimental RISC-V CPU implementation designed to optimize performance by executing compressed instructions first and using a microcoded instruction path
jmorag/mcc116
Compiler
Compiles the MicroC programming language into machine code using Haskell
Haskell editor
Provides additional tools and features for Haskell development in Neovim.
RISC-V Verifier
A framework for formally verifying RISC-V processors by providing a processor-independent formal description and testbenches.
