lion

RISC-V core

Develops a formally verified RISC-V processor core using Haskell

Where Lions Roam: RISC-V on the VELDT

GitHub

249 stars
12 watching
16 forks
Language: Haskell
last commit: about 2 years ago
clashhaskellrisc-vveldt

Related projects:

RepositoryDescriptionStars
clash-lang/clash-compilerA Haskell-based compiler for hardware description languages like VHDL, Verilog, and SystemVerilog.1,451
chipsalliance/cores-veer-eh1A RISC-V processor core design implemented in SystemVerilog RTL830
mit-plv/riscv-semanticsA formal specification of the RISC-V instruction set architecture in Haskell159
chipsalliance/cores-veer-el2A Verilog RTL design for an EL2 RISC-V core with various peripherals and features252
black-parrot/black-parrotA Linux-capable RISC-V multicore accelerator designed to be small, modular, and easy to use for various applications.634
openhwgroup/core-v-verifFunctional verification project for RISC-V cores458
ucsd-progsys/liquidhaskellA tool for verifying and validating Haskell programs using refinement types and SMT logic1,204
commercialhaskell/rioA standard library for Haskell to provide a common foundation for production software development846
cornell-brg/lizardA modular RISC-V processor design built with Python84
olofk/servAn award-winning RISC-V CPU designed for low-power and area-efficient designs1,457
serras/hincA Haskell code transpiler from another syntax to the standard Haskell syntax111
gsmecher/minimaxAn experimental RISC-V CPU implementation designed to optimize performance by executing compressed instructions first and using a microcoded instruction path205
jmorag/mccCompiles the MicroC programming language into machine code using Haskell116
mrcjkb/haskell-tools.nvimProvides additional tools and features for Haskell development in Neovim.494
symbioticeda/riscv-formalA framework for formally verifying RISC-V processors by providing a processor-independent formal description and testbenches.589