riscv-formal
RISC-V Verifier
A framework for formally verifying RISC-V processors by providing a processor-independent formal description and testbenches.
RISC-V Formal Verification Framework
589 stars
39 watching
99 forks
Language: Verilog
last commit: almost 3 years ago
Linked from 1 awesome list
Related projects:
Repository | Description | Stars |
---|---|---|
| Functional verification project for RISC-V cores | 458 |
| A system for verifying correctness of concurrent and crash-safe systems with recovery procedures | 165 |
| A formal specification of the RISC-V instruction set architecture in Haskell | 159 |
| An instruction generator for RISC-V processor verification | 1,036 |
| A small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing. | 33 |
| Provides low-level access and interfaces for writing software on RISC-V microcontrollers. | 874 |
| Develops a formally verified RISC-V processor core using Haskell | 249 |
| A STARK-based virtual machine designed to improve code reuse, performance and modularity through a custom instruction set, compiler and extensibility features. | 303 |
| Formal verification and implementation of RISC-V processor designs using Coq. | 22 |
| A RISC-V processor core design implemented in SystemVerilog RTL | 830 |
| Provides reusable and modular VHDL verification components for creating testbenches and verifying digital circuits. | 52 |
| A platform for executing and verifying computations in a secure, programmable virtual machine. | 1,731 |
| A fork of OpenOCD with RISC-V microcontroller support | 35 |
| A secure, 4-stage RISC-V core designed for high-security applications with both machine mode and user mode capabilities | 133 |
| A peripheral access crate for a specific microcontroller family | 36 |