rioschip
RISC-V processor
A small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing.
32 stars
2 watching
5 forks
Language: Verilog
last commit: almost 2 years ago
Linked from 1 awesome list
aolofsson/awesome-opensource-hardwareRelated projects:
| Repository | Description | Stars |
|---|---|---|
 olofk/serv | An award-winning RISC-V CPU designed for low-power and area-efficient designs | 1,442 |
 chipsalliance/cores-veer-eh1 | A RISC-V processor core design implemented in SystemVerilog RTL | 821 |
| chipsalliance/cores-veer-el2 | A Verilog RTL design for an EL2 RISC-V core with various peripherals and features | 252 |
 lowrisc/muntjac | A minimal 64-bit RISC-V multicore processor designed to be easy to understand and extend for educational and academic purposes. | 78 |
 black-parrot/black-parrot | A Linux-capable RISC-V multicore accelerator designed to be small, modular, and easy to use for various applications. | 626 |
 moonbaseotago/vroom | A high-performance RISC-V CPU implementation designed for cloud servers | 479 |
 openhwgroup/cv32e40x | A 4-stage RISC-V core for compute-intensive applications with a general-purpose extension interface | 213 |
| lowrisc/ibex | A 32-bit RISC-V CPU core designed for embedded control applications with configurable extensions and parameters. | 1,377 |
| openhwgroup/cv32e40s | A secure, 4-stage RISC-V core designed for high-security applications with both machine mode and user mode capabilities | 131 |
 gsmecher/minimax | An experimental RISC-V CPU implementation designed to optimize performance by executing compressed instructions first and using a microcoded instruction path | 204 |
 rust-embedded/riscv | Provides a set of Rust libraries and tools for accessing and interacting with RISC-V microcontrollers. | 852 |
 stnolting/neorv32 | An open source 32-bit RISC-V CPU and microcontroller-like SoC written in VHDL for customizable embedded systems | 1,595 |
| openhwgroup/cvw | A configurable RISC-V processor core with various extensions and peripherals | 269 |
| openhwgroup/cve2 | A 32-bit RISC-V CPU core with a two-stage pipeline designed for low-cost embedded control applications. | 29 |
 riscv-mcu/riscv-openocd | A fork of OpenOCD with RISC-V microcontroller support | 34 |