risc0

Virtual Machine

A platform for executing and verifying computations in a secure, programmable virtual machine.

RISC Zero is a zero-knowledge verifiable general computing platform based on zk-STARKs and the RISC-V microarchitecture.

GitHub

2k stars
52 watching
451 forks
Language: C++
last commit: about 1 month ago
cryptographyrisc-vruststarkvirtual-machinezero-knowledge

Related projects:

Repository Description Stars
0xpolygonmiden/miden-vm A STARK-based virtual machine designed to execute programs and generate proof of execution without revealing program details. 633
zerovm/zerovm An open-source virtual machine project enabling 64-bit x86 application execution in a 32-bit address space. 817
openhwgroup/cv32e40s A secure, 4-stage RISC-V core designed for high-security applications with both machine mode and user mode capabilities 133
b224hisl/rioschip A small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing. 33
risc0/zeth A tool that proves Ethereum blocks are valid without relying on external validators or committees. 390
black-parrot/black-parrot A Linux-capable RISC-V multicore accelerator designed to be small, modular, and easy to use for various applications. 634
lekkit/rvvm An emulator and virtual machine for the RISC-V instruction set architecture. 953
rust-embedded/riscv Provides low-level access and interfaces for writing software on RISC-V microcontrollers. 874
lowrisc/muntjac A minimal 64-bit RISC-V multicore processor designed to be easy to understand and extend for educational and academic purposes. 79
riscv-rust/e310x A collection of Rust crates providing peripheral access and hardware abstraction layers for RISC-V based E310x microcontrollers. 19
mariusmm/risc-v-tlm A RISC-V processor simulator with SystemC and TLM-2 support for various instruction sets and peripherals. 285
openhwgroup/cv32e40x A 4-stage RISC-V core for compute-intensive applications with a general-purpose extension interface 225
moonbaseotago/vroom An open-source RISC-V CPU implementation with high performance and multithreading capabilities. 481
ronsor/riscv-zig A RISC-V CPU emulator written in Zig. 48
gsmecher/minimax An experimental RISC-V CPU implementation designed to optimize performance by executing compressed instructions first and using a microcoded instruction path 205