risc0
by risc0
RISC Zero is a zero-knowledge verifiable general computing platform based on zk-STARKs and the RISC-V microarchitecture.
AI summary
Virtual Machine
A platform for executing and verifying computations in a secure, programmable virtual machine.
- stars
- 1.7K
- forks
- 451
- watching
- 52
Similar projects
Found by comparing what the projects do, not just their names.
Virtual machine
A STARK-based virtual machine designed to execute programs and generate proof of execution without revealing program details.
Virtual Machine
An open-source virtual machine project enabling 64-bit x86 application execution in a 32-bit address space.
RISC-V core
A secure, 4-stage RISC-V core designed for high-security applications with both machine mode and user mode capabilities
RISC-V processor
A small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing.
Block validator
A tool that proves Ethereum blocks are valid without relying on external validators or committees.
RISC-V core
A Linux-capable RISC-V multicore accelerator designed to be small, modular, and easy to use for various applications.
lekkit/rvvm953
RISC-V VM
An emulator and virtual machine for the RISC-V instruction set architecture.
Microcontroller library
Provides low-level access and interfaces for writing software on RISC-V microcontrollers.
RISC-V processor
A minimal 64-bit RISC-V multicore processor designed to be easy to understand and extend for educational and academic purposes.
E310x MCU libraries
A collection of Rust crates providing peripheral access and hardware abstraction layers for RISC-V based E310x microcontrollers.
RISC-V simulator
A RISC-V processor simulator with SystemC and TLM-2 support for various instruction sets and peripherals.
RISC-V core
A 4-stage RISC-V core for compute-intensive applications with a general-purpose extension interface
RISC-V CPU
An open-source RISC-V CPU implementation with high performance and multithreading capabilities.
CPU emulator
A RISC-V CPU emulator written in Zig.
RISC-V CPU
An experimental RISC-V CPU implementation designed to optimize performance by executing compressed instructions first and using a microcoded instruction path
