cvfpu
Floating-point unit
A flexible and parameterizable floating-point unit design for RISC-V processors
Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
440 stars
37 watching
117 forks
Language: SystemVerilog
last commit: 5 months ago
Linked from 1 awesome list
Related projects:
Repository | Description | Stars |
---|---|---|
| An open-source project providing hardware floating-point units in Chisel for efficient floating-point arithmetic and conversion operations | 296 |
| A 4-stage RISC-V core for compute-intensive applications with a general-purpose extension interface | 225 |
| A synthesizable IEEE 754 floating point library in Verilog. | 538 |
| Functional verification project for RISC-V cores | 458 |
| A configurable RISC-V processor core with various extensions and peripherals | 282 |
| An implementation of a compact and accurate floating-point format suitable for embedded systems | 289 |
| A C++ wrapper around the FFmpeg libraries to simplify video processing and encoding. | 565 |
| A secure, 4-stage RISC-V core designed for high-security applications with both machine mode and user mode capabilities | 133 |
| Utility for flashing and managing FPGA devices. | 1,236 |
| Automates the process of creating and updating FPGA designs from peripherals in multiple languages. | 170 |
| Generates RISC-V instruction sequences for test verification and modeling | 268 |
| A framework for organizing and processing multimedia data in a modular and flexible way | 1 |
| A unified framework for verifying C programs with floating-point computations using Coq | 24 |
| A C++ port of Wave Function Collapse Tiling, implementing a computational method for image processing | 327 |
| An experimental GPGPU processor focused on compute-intensive tasks with a synthesizable hardware design and software libraries. | 2,021 |