autofpga
FPGA designer
Automates the process of creating and updating FPGA designs from peripherals in multiple languages.
A utility for Composing FPGA designs from Peripherals
170 stars
18 watching
19 forks
Language: C++
last commit: almost 2 years ago c-plus-plusfpgaverilatorverilogwishbonewishbone-bus
Related projects:
| Repository | Description | Stars |
|---|---|---|
| | Utility for flashing and managing FPGA devices. | 1,236 |
| | A toolset for generating and customizing FPGA architectures | 853 |
| | Provides hardware description and tools for integrating an FPGA with Power9 processors using OpenCAPI technology | 11 |
| | A collection of Verilog modules and tools for designing and working with FPGAs | 8 |
| | Collaborative project to develop and share software tools and workflows for FPGAs. | 362 |
| | A framework for building and testing FPGAs using Python | 197 |
| | An analytical placer for heterogeneous FPGAs using deep learning and GPU acceleration | 77 |
| | A C++ wrapper around the FFmpeg libraries to simplify video processing and encoding. | 565 |
| | A synthesizable IEEE 754 floating point library in Verilog. | 538 |
| | A framework for generating and designing embedded FPGA fabrics using Python | 149 |
| | A tool for programming ECP5 FPGAs and attached SPI flash using JTAG mode with CMSIS-DAP probes. | 59 |
| | A flexible and parameterizable floating-point unit design for RISC-V processors | 440 |
| | A Python toolbox providing direct access to FPGA hardware peripherals | 23 |
| | An OpenCAPI-based FPGA acceleration framework | 64 |
| | An FPGA development board featuring a low-cost, open-source Lattice ECP5 FPGA for embedded systems development. | 77 |