qusoc
QuSoC demo projects and template
AI summary
RISC-V SoC toolkit
A suite of tools and templates for designing and developing RISC-V SoCs using Verilog.
- stars
- 21
- forks
- 0
- watching
- 5
- awesome list
- 1
Similar projects
Found by comparing what the projects do, not just their names.
Circuit design tool
A toolkit for designing and verifying digital circuits using Verilog and .NET Core
olofk/serv1.5K
RISC-V CPU
An award-winning RISC-V CPU designed for low-power and area-efficient designs
RISC-V processor
A small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing.
Security toolkit
A collection of resources to study Solana smart contract security, auditing, and exploits.
Remote interface builder
Enables building remote user interfaces for Machinekit applications.
RISC-V CPU
An experimental RISC-V CPU implementation designed to optimize performance by executing compressed instructions first and using a microcoded instruction path
RISC-V Core
A RISC-V processor core design implemented in SystemVerilog RTL
CPU emulator
A RISC-V CPU emulator written in Zig.
Circuit builder
A toolset for managing and building digital circuit designs using hardware description languages like Verilog or VHDL
HDL synthesizer
A SystemVerilog synthesis tool that generates digital circuit designs from HDL code
RISC-V core
Develops a formally verified RISC-V processor core using Haskell
Development toolkit
A hub of tools and services for developers to improve their workflow and productivity.
Circuit simulator GUI
A graphical user interface for circuit simulation with SPICE
RISC-V simulator
An instruction generator for RISC-V processor verification
RISC-V core
A 4-stage RISC-V core for compute-intensive applications with a general-purpose extension interface
Featured in 1 awesome list
Each link jumps to the spot where the list mentions qusoc.
