qusoc

RISC-V SoC toolkit

A suite of tools and templates for designing and developing RISC-V SoCs using Verilog.

QuSoC demo projects and template

GitHub
21 stars
5 watching
0 forks
Language: Verilog
last commit: 9 months ago
Linked from 1 awesome list


Backlinks from these awesome lists:

Related projects:

Repository Description Stars
evgenymuryshkin/quokkaevaluation A toolkit for designing and verifying digital circuits using Verilog and .NET Core 37
olofk/serv An award-winning RISC-V CPU designed for low-power and area-efficient designs 1,457
b224hisl/rioschip A small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing. 33
sannykim/solsec A collection of resources to study Solana smart contract security, auditing, and exploits. 624
machinekit/qtquickvcp Enables building remote user interfaces for Machinekit applications. 130
gsmecher/minimax An experimental RISC-V CPU implementation designed to optimize performance by executing compressed instructions first and using a microcoded instruction path 205
chipsalliance/cores-veer-eh1 A RISC-V processor core design implemented in SystemVerilog RTL 830
ronsor/riscv-zig A RISC-V CPU emulator written in Zig. 48
olofk/fusesoc A toolset for managing and building digital circuit designs using hardware description languages like Verilog or VHDL 1,217
chipsalliance/synlig A SystemVerilog synthesis tool that generates digital circuit designs from HDL code 170
standardsemiconductor/lion Develops a formally verified RISC-V processor core using Haskell 249
tvvocold/foss-for-dev A hub of tools and services for developers to improve their workflow and productivity. 1,108
ra3xdh/qucs_s A graphical user interface for circuit simulation with SPICE 896
chipsalliance/riscv-dv An instruction generator for RISC-V processor verification 1,036
openhwgroup/cv32e40x A 4-stage RISC-V core for compute-intensive applications with a general-purpose extension interface 225