synlig
HDL synthesizer
A SystemVerilog synthesis tool that generates digital circuit designs from HDL code
SystemVerilog synthesis tool
170 stars
16 watching
23 forks
Language: Verilog
last commit: 3 months ago
Linked from 1 awesome list
aolofsson/awesome-opensource-hardwareRelated projects:
| Repository | Description | Stars |
|---|---|---|
| chipsalliance/surelog | Provides a comprehensive front-end for SystemVerilog 2017 design and testbench processing | 373 |
| chipsalliance/verible | Develops a system for parsing and analyzing SystemVerilog code to improve developer productivity and ensure style compliance. | 1,403 |
| chipsalliance/uhdm | Generates C++ implementation of the SystemVerilog Object Model and related tools based on YAML descriptions | 204 |
| chipsalliance/sv-tests | A comprehensive test suite for SystemVerilog standard compliance across various Verilog tools. | 302 |
 siliconcompiler/lambdalib | A modular hardware abstraction library for designing and implementing complex digital systems | 23 |
 intel/systemc-compiler | Translates synthesizable SystemC code to synthesizable SystemVerilog. | 256 |
| chipsalliance/f4pga | Collaborative project to develop and share software tools and workflows for FPGAs. | 362 |
 galacticstudios/kicadverilog | Converts KiCad schematic designs into Verilog code to simulate and design digital circuits | 57 |
 zachjs/sv2v | Converts SystemVerilog to Verilog code for hardware design and simulation | 571 |
 nvlabs/verilog-eval | An evaluation harness for generating Verilog code from natural language prompts | 188 |
 yosyshq/sby | A front-end driver program for Yosys-based formal hardware verification flows | 413 |
 lsils/benchmarks | A collection of benchmarks designed to test the performance and capabilities of logic synthesis tools in digital electronics. | 170 |
| chipsalliance/riscv-dv | An instruction generator for RISC-V processor verification | 1,036 |
 chiselverify/chiselverify | A verification library for digital hardware described in Chisel or legacy components from VHDL, Verilog, or SystemVerilog | 142 |
 sgherbst/svreal | A synthesizable real number library in SystemVerilog, supporting both fixed-point and floating-point formats for digital design. | 43 |