verilog-eval

Code generator

An evaluation harness for generating Verilog code from natural language prompts

Verilog evaluation benchmark for large language model

GitHub
188 stars
10 watching
29 forks
Language: SystemVerilog
last commit: 4 months ago
Linked from 1 awesome list


Backlinks from these awesome lists:

Related projects:

Repository Description Stars
nickg/nvc A VHDL compiler and simulator that translates VHDL code into native machine code for simulation purposes. 641
verigood-ml/public Translates ONNX models to Verilog-based hardware implementations 52
zachjs/sv2v Converts SystemVerilog to Verilog code for hardware design and simulation 571
maluuba/nlg-eval A toolset for evaluating and comparing natural language generation models 1,350
galacticstudios/kicadverilog Converts KiCad schematic designs into Verilog code to simulate and design digital circuits 57
eirikpre/vscode-systemverilog A VS Code extension providing support for SystemVerilog code editing and analysis 130
pascalkuthe/openvaf A Verilog-A compiler built with Rust to compile circuit simulator models into efficient and high-quality code. 132
nvlabs/circuitops A software framework providing a data infrastructure for generating datasets and deploying generative AI models in circuit optimization tasks. 72
cvlab-columbia/viper A framework for generating and executing Python code to solve visual inference tasks using large language models 1,666
olical/conjure An interactive environment for evaluating code within a running program. 1,806
interplanetary-robot/verilog.jl A Verilog generation DSL for Julia. 48
nvlabs/edm This project provides a set of tools and techniques to design and improve diffusion-based generative models. 1,447
chipsalliance/sv-tests A comprehensive test suite for SystemVerilog standard compliance across various Verilog tools. 302
nic30/hdlconvertor An ANTLR4-based parser and code generator for SystemVerilog/VHDL 284
pyhdi/pyverilog Toolkit for analyzing and processing Verilog HDL designs 645