public
by VeriGOOD-ML
AI summary
Hardware generator
Translates ONNX models to Verilog-based hardware implementations
- stars
- 52
- forks
- 11
- watching
- 2
- awesome list
- 1
Similar projects
Found by comparing what the projects do, not just their names.
Hardware builder
A framework that allows designing hardware using Python, providing high-level abstractions for efficient domain-specific languages and tools.
Object model generator
Generates C++ implementation of the SystemVerilog Object Model and related tools based on YAML descriptions
Code generator
An evaluation harness for generating Verilog code from natural language prompts
OCN generator
Generates synthesizable Verilog for on-chip networks with customizable parameters and modular design
Verilog-A compiler
A Verilog-A compiler built with Rust to compile circuit simulator models into efficient and high-quality code.
nic30/hwt204
Hardware generator
A toolset for generating and simulating hardware designs with Python
Interface Bus
Hardware implementation of an interface bus specification
HDL analyzer
Toolkit for analyzing and processing Verilog HDL designs
VHDL/Verilog parser
An ANTLR4-based parser and code generator for SystemVerilog/VHDL
zachjs/sv2v571
design converter
Converts SystemVerilog to Verilog code for hardware design and simulation
bytecode generator
A Haskell-based DSL for generating Ethereum Virtual Machine (EVM) bytecode
Verilog generator
A Verilog generation DSL for Julia.
Hardware modeling framework
A Python-based framework for building and testing hierarchical hardware models at multiple levels of abstraction.
SystemVerilog processor
Provides a comprehensive front-end for SystemVerilog 2017 design and testbench processing
SystemVerilog parser
Develops a system for parsing and analyzing SystemVerilog code to improve developer productivity and ensure style compliance.
Featured in 1 awesome list
Each link jumps to the spot where the list mentions public.
