verible
SystemVerilog parser
Develops a system for parsing and analyzing SystemVerilog code to improve developer productivity and ensure style compliance.
Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
1k stars
48 watching
214 forks
Language: C++
last commit: 2 days ago
Linked from 1 awesome list
analysisformatterhacktoberfestlanguage-server-protocollexerlinterlsp-serverparserproductivitystyle-lintersv-lrmsyntax-treesystemverilogsystemverilog-developersystemverilog-parserveribleyacc
aolofsson/awesome-opensource-hardwareRelated projects:
| Repository | Description | Stars |
|---|---|---|
| chipsalliance/surelog | Provides a comprehensive front-end for SystemVerilog 2017 design and testbench processing | 369 |
| chipsalliance/sv-tests | A comprehensive test suite for SystemVerilog standard compliance across various Verilog tools. | 297 |
| chipsalliance/synlig | A SystemVerilog synthesis tool that generates digital circuit designs from HDL code | 170 |
| chipsalliance/uhdm | Generates C++ implementation of the SystemVerilog Object Model and related tools based on YAML descriptions | 202 |
| chipsalliance/cores-veer-eh1 | A RISC-V processor core design implemented in SystemVerilog RTL | 822 |
 mit-pdos/perennial | A system for verifying correctness of concurrent and crash-safe systems with recovery procedures | 163 |
 verifytests/verify.serilog | A tool for verifying Serilog logging behavior in C# applications | 1 |
 mikepopoloski/slang | Provides tools and services for compiling, parsing, and analyzing SystemVerilog code | 626 |
| verifytests/verify.brighter | Adds support for verifying a specific command processing framework | 2 |
 dalance/sv-parser | A SystemVerilog parser library for Rust. | 409 |
 bedrocksystems/brick | Formalization of C++ logic for verifying concurrent programming | 69 |
 vrahli/velisarios | A framework for verifying the correctness of Byzantine fault-tolerant distributed systems | 28 |
 intel/systemc-compiler | Translates SystemC code to synthesizable SystemVerilog for hardware design and synthesis. | 250 |
 siliconcompiler/lambdalib | A modular hardware abstraction library for designing and implementing complex digital systems | 23 |
| dalance/svlint | A systemVerilog linter tool written in Rust. | 317 |