systemc-compiler
SystemC translator
Translates synthesizable SystemC code to synthesizable SystemVerilog.
This tool translates synthesizable SystemC code to synthesizable SystemVerilog.
256 stars
17 watching
38 forks
Language: C++
last commit: almost 2 years agoLinked from 1 awesome list
clanghardware-designshlsllvmsystemc
Related projects:
| Repository | Description | Stars |
|---|---|---|
| A compiler front-end for Accellera's SystemRDL 2.0 register description language | 237 | |
| A Haskell-based compiler for hardware description languages like VHDL, Verilog, and SystemVerilog. | 1,451 | |
| A compiler for C optimized for 32-bit ARM and RISC-V architectures with minimal dependencies. | 1,147 | |
| A programming language designed to be self-hosted on small systems, compiled from itself, and optimized for tiny size and speed. | 247 | |
| A compiler for the Arm architecture that compiles a subset of C to generate executables and supports just-in-time execution. | 1,018 | |
| Provides a comprehensive front-end for SystemVerilog 2017 design and testbench processing | 373 | |
| A modular hardware abstraction library for designing and implementing complex digital systems | 23 | |
| Compiles ASN.1 definitions into C code for serialization and deserialization of data files. | 1,056 | |
| A compiler that translates DirectX shader bytecode into various shader languages for use in game engines and other graphics applications. | 855 | |
| An ASN.1 compiler designed to compile ASN.1 definitions into efficient code for embedded systems. | 0 | |
| A minimal C compiler generating x86_64 assembly code | 516 | |
| A SystemVerilog synthesis tool that generates digital circuit designs from HDL code | 170 | |
| Generates C++ implementation of the SystemVerilog Object Model and related tools based on YAML descriptions | 204 | |
| A compiler and interpreter for executing C code on the fly as it is typed. | 29 | |
| Builds hardware descriptions into executable code using an LLVM-style compiler framework. | 101 |