systemrdl-compiler
Compiler frontend
A compiler front-end for Accellera's SystemRDL 2.0 register description language
SystemRDL 2.0 language compiler front-end
237 stars
27 watching
69 forks
Language: C++
last commit: 2 months ago
Linked from 1 awesome list
asiccsrdesign-automationedafpgahardware-description-languageregister-description-languageregister-descriptionsregisterssystemrdlsystemrdl-compiler
Related projects:
Repository | Description | Stars |
---|---|---|
| A tool that automates the creation of control and status register code for digital systems | 106 |
| Translates synthesizable SystemC code to synthesizable SystemVerilog. | 256 |
| A Haskell-based compiler for hardware description languages like VHDL, Verilog, and SystemVerilog. | 1,451 |
| Automates IC register definition and documentation | 194 |
| A DSL for defining compilers without boilerplate code | 2 |
| A programming language designed to be self-hosted on small systems, compiled from itself, and optimized for tiny size and speed. | 247 |
| A Ruby language and framework for designing and describing digital hardware systems | 14 |
| An implementation of a statically-typed functional programming language in Go using LLVM and building its own compiler from scratch. | 749 |
| A compiler for designing and generating layouts of memory compilers using DFF/Latch cells | 137 |
| Develops an assembler and compiler for a programming language | 46 |
| A hardware description language designed to be optimized and easy to use, aiming to simplify the design process | 544 |
| Builds hardware descriptions into executable code using an LLVM-style compiler framework. | 101 |
| An experimental compiler and language implementation built on top of LLVM and Python. | 99 |
| A modular hardware abstraction library for designing and implementing complex digital systems | 23 |
| A compiler and interpreter for executing C code on the fly as it is typed. | 29 |