open-register-design-tool
by Juniper
Verilogpushed almost 2 years ago
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
AI summary
Register generator
Automates IC register definition and documentation
- stars
- 194
- forks
- 70
- watching
- 44
- awesome list
- 1
Featured in 1 awesome list
Each link jumps to the spot where the list mentions open-register-design-tool.