gen_registers

Register generator

Automates generation of hardware registers and associated files in Verilog

A Python based tool for generating hardware registers and their associated files

GitHub
8 stars
1 watching
0 forks
Language: Python
last commit: about 4 years ago
Linked from 1 awesome list


Backlinks from these awesome lists:

Related projects:

Repository Description Stars
rggen/rggen Automatically generates source code for control and status registers (CSRs) from human-readable register map specifications. 341
juniper/open-register-design-tool Automates IC register definition and documentation 194
interplanetary-robot/verilog.jl A Verilog generation DSL for Julia. 48
cambridgehackers/fpgamake Generates Makefiles to synthesize and route digital circuits from Verilog designs using Vivado 93
systemrdl/peakrdl A tool that automates the creation of control and status register code for digital systems 106
galacticstudios/kicadverilog Converts KiCad schematic designs into Verilog code to simulate and design digital circuits 57
nvlabs/verilog-eval An evaluation harness for generating Verilog code from natural language prompts 188
nic30/hwt A toolset for generating and simulating hardware designs with Python 204
louisgorenfeld/digitsvst A software implementation of a phase distortion synthesizer for audio processing 105
lysxia/generic-random A Haskell package providing generic random generators for arbitrary data types. 81
verigood-ml/public Translates ONNX models to Verilog-based hardware implementations 52
cornell-brg/pymtl3-net Generates synthesizable Verilog for on-chip networks with customizable parameters and modular design 43
sleexyz/hylogen A system for generating and compiling GLSL shaders in Haskell 481
pascalkuthe/openvaf A Verilog-A compiler built with Rust to compile circuit simulator models into efficient and high-quality code. 132
chipsalliance/riscv-dv An instruction generator for RISC-V processor verification 1,036