gen_registers
by lsteveol
A Python based tool for generating hardware registers and their associated files
AI summary
Register generator
Automates generation of hardware registers and associated files in Verilog
- stars
- 8
- forks
- 0
- watching
- 1
- awesome list
- 1
Similar projects
Found by comparing what the projects do, not just their names.
rggen/rggen341
CSR generator
Automatically generates source code for control and status registers (CSRs) from human-readable register map specifications.
Register generator
Automates IC register definition and documentation
Verilog generator
A Verilog generation DSL for Julia.
Digital circuit synthesizer
Generates Makefiles to synthesize and route digital circuits from Verilog designs using Vivado
CSR generator
A tool that automates the creation of control and status register code for digital systems
Circuit simulator
Converts KiCad schematic designs into Verilog code to simulate and design digital circuits
Code generator
An evaluation harness for generating Verilog code from natural language prompts
nic30/hwt204
Hardware generator
A toolset for generating and simulating hardware designs with Python
Synthesizer
A software implementation of a phase distortion synthesizer for audio processing
Random generator library
A Haskell package providing generic random generators for arbitrary data types.
Hardware generator
Translates ONNX models to Verilog-based hardware implementations
OCN generator
Generates synthesizable Verilog for on-chip networks with customizable parameters and modular design
Shader compiler
A system for generating and compiling GLSL shaders in Haskell
Verilog-A compiler
A Verilog-A compiler built with Rust to compile circuit simulator models into efficient and high-quality code.
RISC-V simulator
An instruction generator for RISC-V processor verification
Featured in 1 awesome list
Each link jumps to the spot where the list mentions gen_registers.
