hwt
Hardware generator
A toolset for generating and simulating hardware designs with Python
VHDL/Verilog/SystemC code generator, simulator API written in python/c++
204 stars
18 watching
27 forks
Language: Python
last commit: 3 months ago
Linked from 2 awesome lists
codegencodegeneratorcompilerfpgahclhlsrtlsimulatorsystemcsystemveriloguvmverilogvhdl
Related projects:
Repository | Description | Stars |
---|---|---|
| Automatically generates visual documentation of hardware written in HWT for software development | 11 |
| A comprehensive hardware abstraction layer providing tools and components for designing and testing digital systems on FPGAs. | 35 |
| A Python library providing utilities and scripts for building and analyzing hardware designs | 7 |
| An ANTLR4-based parser and code generator for SystemVerilog/VHDL | 284 |
| A framework that allows designing hardware using Python, providing high-level abstractions for efficient domain-specific languages and tools. | 307 |
| A VHDL compiler and simulator that translates VHDL code into native machine code for simulation purposes. | 641 |
| Toolkit for analyzing and processing Verilog HDL designs | 645 |
| A language and toolset for designing and verifying digital circuits using high-level Python syntax | 40 |
| A framework for designing and building hardware systems using high-level Python constructs. | 146 |
| A tool for designing and building modular hardware systems with parametric flexibility | 237 |
| A tool that extends Halide's hardware capabilities to support custom-hardware generation using CoreIR. | 80 |
| Generates synthesizable Verilog for on-chip networks with customizable parameters and modular design | 43 |
| A Python-based framework for building and testing hierarchical hardware models at multiple levels of abstraction. | 238 |
| Translates ONNX models to Verilog-based hardware implementations | 52 |
| Converts KiCad schematic designs into Verilog code to simulate and design digital circuits | 57 |