fpgamake
Digital circuit synthesizer
Generates Makefiles to synthesize and route digital circuits from Verilog designs using Vivado
Generates Makefiles to synthesize, place, and route verilog using Vivado
93 stars
27 watching
23 forks
Language: Tcl
last commit: over 2 years ago
Linked from 1 awesome list
vitorian/awesome-fpgaRelated projects:
| Repository | Description | Stars |
|---|---|---|
 galacticstudios/kicadverilog | Converts KiCad schematic designs into Verilog code to simulate and design digital circuits | 57 |
 fvutils/pyvsc | Provides tools and techniques for generating testable digital circuits and analyzing their coverage | 115 |
 dillonhuff/ahahls | A high-level synthesis tool using LLVM to automatically generate digital circuit designs from C++ code | 118 |
 clash-lang/clash-compiler | A Haskell-based compiler for hardware description languages like VHDL, Verilog, and SystemVerilog. | 1,451 |
 xilinx/hls | A collection of tools and code for designing and implementing digital circuits using high-level synthesis | 380 |
 avi-d-coder/implicit-hie | Automates the creation of cabal or stack configuration files for multi-component Haskell projects. | 204 |
 analogdevicesinc/hdl | Analog Devices Inc. provides reference designs and HDL libraries for various FPGA projects | 1,536 |
 hdl/bazel_rules_hdl | A set of build rules and tools for synthesizing digital circuit designs from hardware description languages (HDLs) into usable ASIC chips. | 121 |
 nic30/hdlconvertor | An ANTLR4-based parser and code generator for SystemVerilog/VHDL | 284 |
 fpgawars/icestudio | A visual editor tool for designing digital circuits on FPGA boards | 1,727 |
 berkeley-abc/abc | A system for designing and verifying sequential digital circuits | 919 |
 cfelton/rhea | A collection of MyHDL cores and tools for complex digital circuit design | 85 |
 lsteveol/gen_registers | Automates generation of hardware registers and associated files in Verilog | 8 |
 pascalkuthe/openvaf | A Verilog-A compiler built with Rust to compile circuit simulator models into efficient and high-quality code. | 132 |
 evgenymuryshkin/quokkaevaluation | A toolkit for designing and verifying digital circuits using Verilog and .NET Core | 37 |