hdl

FPGA designs

Analog Devices Inc. provides reference designs and HDL libraries for various FPGA projects

HDL libraries and projects

GitHub

2k stars
159 watching
2k forks
Language: Verilog
last commit: about 1 month ago
Linked from 1 awesome list

analog-devicesfpgahacktoberfesthdljesd204bverilog

Backlinks from these awesome lists:

Related projects:

Repository Description Stars
bensampson5/libsv A SystemVerilog digital hardware IP library with automated testbenches and continuous integration 23
nic30/hwtlib A comprehensive hardware abstraction layer providing tools and components for designing and testing digital systems on FPGAs. 35
vlsi-eda/poc Provides VHDL implementations of common hardware functions and a Python-based infrastructure for simulation and synthesis. 554
nvdla/hw The NVDLA project provides hardware designs and tools for building deep learning inference accelerators. 1,763
spinalhdl/spinalhdl A tool for designing and describing digital hardware using a high-level, domain-specific language 1,688
parallella/parallella-hw Design files and FPGA sources for a supercomputing board with heterogeneous processing cores. 413
xilinx/hls A collection of tools and code for designing and implementing digital circuits using high-level synthesis 380
analogdevicesinc/no-os Provides software drivers for analog devices on systems without an operating system 978
mathworks/fpga-adaptive-beamforming-and-radar-examples Provides HDL and MATLAB designs for beamforming and radar algorithms on FPGAs 62
terostechnology/vscode-teroshdl A suite of tools and plugins for HDL developers to simplify development, testing, and maintenance of digital circuits. 580
pyhdi/pyverilog Toolkit for analyzing and processing Verilog HDL designs 645
dan-fritchman/hdl21 A hardware description library for analog and custom integrated circuits using Python 69
aolofsson/oh A comprehensive Verilog library of silicon-proven hardware building blocks for designing ASICs and FPGAs. 1,206
mathworks/hdl-coder-self-guided-tutorial Guides developers through deploying a MATLAB algorithm to an FPGA hardware platform 64
hdl/bazel_rules_hdl A set of build rules and tools for synthesizing digital circuit designs from hardware description languages (HDLs) into usable ASIC chips. 121