oh
ASIC/FPGA library
A comprehensive Verilog library of silicon-proven hardware building blocks for designing ASICs and FPGAs.
Verilog library for ASIC and FPGA designers
1k stars
100 watching
286 forks
Language: Verilog
last commit: 7 months ago
Linked from 1 awesome list
Related projects:
Repository | Description | Stars |
---|---|---|
alexforencich/verilog-pcie | A collection of Verilog modules implementing PCIe interfaces and bridges for various FPGAs | 1,137 |
analogdevicesinc/hdl | Analog Devices Inc. provides reference designs and HDL libraries for various FPGA projects | 1,526 |
bensampson5/libsv | A SystemVerilog digital hardware IP library with automated testbenches and continuous integration | 23 |
alexforencich/verilog-axis | Provides a collection of Verilog modules and wrappers for designing AXI stream bus components in FPGAs. | 743 |
vlsi-eda/poc | Provides VHDL implementations of common hardware functions and a Python-based infrastructure for simulation and synthesis. | 551 |
dawsonjon/fpu | A synthesizable IEEE 754 floating point library in Verilog. | 529 |
siliconcompiler/lambdalib | A modular hardware abstraction library for designing and implementing complex digital systems | 23 |
fhunleth/elixir_ale | Library providing high-level abstractions for interfacing with hardware peripherals on Linux platforms | 344 |
olofk/serv | An award-winning RISC-V CPU designed for low-power and area-efficient designs | 1,442 |
alexforencich/verilog-i2c | An FPGA implementation of an I2C interface with various slave and master interfaces. | 546 |
asyncvlsi/act | Asynchronous circuit design and simulation tools using a hardware description language. | 99 |
blarney-lang/blarney | A Haskell library for creating hardware descriptions using a functional programming style | 98 |
chipsalliance/f4pga | Collaborative project to develop and share software tools and workflows for FPGAs. | 361 |
zipcpu/autofpga | Automates the process of creating and updating FPGA designs from peripherals in multiple languages. | 169 |
pconst/basic_verilog | A collection of synthesizable Verilog SystemVerilog modules for FPGA projects. | 1,650 |