oh

Verilog library for ASIC and FPGA designers

GitHub

1k stars
99 watching
284 forks
Language: Verilog
last commit: 5 months ago