Awesome Lists

verilog-axis

by alexforencich

Pythonpushed about 2 years ago

Verilog AXI stream components for FPGA implementation

AI summary

AXI bus components

Provides a collection of Verilog modules and wrappers for designing AXI stream bus components in FPGAs.

stars
750
forks
229
watching
47
awesome list
1
View on GitHub

Embed the badge

Show how many awesome lists link to your project. The count updates automatically.

Awesome Lists badge
Markdown
[![Awesome Lists Badge](https://awesome.facts.dev/shield/alexforencich/verilog-axis/links.svg)](https://awesome.facts.dev/awesome/alexforencich/verilog-axis)
HTML
<a href="https://awesome.facts.dev/awesome/alexforencich/verilog-axis"><img src="https://awesome.facts.dev/shield/alexforencich/verilog-axis/links.svg" alt="Awesome Lists Badge" /></a>
Image URL
https://awesome.facts.dev/shield/alexforencich/verilog-axis/links.svg

Add a GitHub project

Missing a project or an awesome list? Paste its GitHub URL and we fetch it right away.