verilog-axis

Verilog AXI stream components for FPGA implementation

GitHub

716 stars
47 watching
222 forks
Language: Python
last commit: about 2 months ago