verilog-axis
AXI bus components
Provides a collection of Verilog modules and wrappers for designing AXI stream bus components in FPGAs.
Verilog AXI stream components for FPGA implementation
750 stars
47 watching
229 forks
Language: Python
last commit: about 1 year ago
Linked from 1 awesome list
Related projects:
| Repository | Description | Stars |
|---|---|---|
| | Components for building Wishbone bus systems with flexible interfaces and parametrization. | 109 |
| | A collection of Verilog modules implementing PCIe interfaces and bridges for various FPGAs | 1,162 |
| | A Verilog implementation of a basic UART (Universal Asynchronous Receiver-Transmitter) to AXI Stream interface. | 427 |
| | An FPGA implementation of an I2C interface with various slave and master interfaces. | 557 |
| | AXI interface modules for Cocotb simulation models | 219 |
| | Hardware implementation of an interface bus specification | 128 |
| | A parametrizable combinatorial LFSR/CRC module with various wrappers for different applications | 138 |
| | Provides reusable IP modules and verification infrastructure for designing high-performance on-chip communication networks adhering to AXI standards. | 1,134 |
| | A comprehensive Verilog library of silicon-proven hardware building blocks for designing ASICs and FPGAs. | 1,206 |
| | An open-source Verilog project providing optimized bus bridges and components for high-performance interconnects. | 496 |
| | A collection of reusable hardware components with accompanying assets and metadata | 23 |
| | A Verilog module implementing a full-speed USB communications device class for FPGA and ASIC designs. | 159 |
| | Library providing high-level abstractions for interfacing with hardware peripherals on Linux platforms | 344 |
| | A collection of synthesizable Verilog modules useful for FPGA projects | 1,671 |
| | A Python driver library for Awinic's AW210xx line of 8-bit RGB drivers. | 0 |