verilog-uart
UART IP core
A Verilog implementation of a basic UART (Universal Asynchronous Receiver-Transmitter) to AXI Stream interface.
Verilog UART
422 stars
24 watching
129 forks
Language: Verilog
last commit: over 1 year ago
Linked from 1 awesome list
aolofsson/awesome-opensource-hardwareRelated projects:
| Repository | Description | Stars |
|---|---|---|
| alexforencich/verilog-pcie | A collection of Verilog modules implementing PCIe interfaces and bridges for various FPGAs | 1,137 |
| alexforencich/verilog-i2c | An FPGA implementation of an I2C interface with various slave and master interfaces. | 546 |
| alexforencich/verilog-axis | Provides a collection of Verilog modules and wrappers for designing AXI stream bus components in FPGAs. | 743 |
| alexforencich/verilog-wishbone | Components for building Wishbone bus systems with flexible interfaces and parametrization. | 109 |
| alexforencich/verilog-lfsr | A parametrizable combinatorial LFSR/CRC module with various wrappers for different applications | 137 |
 exploitsecurityio/uart-exploiter | A tool designed to access and manipulate UART interfaces using an FTDI cable. | 5 |
 alexreinert/pivccu | Installing original Homematic CCU3 firmware in virtualized containers on ARM-based single board computers. | 306 |
 openasic-org/xk265 | An open-source hardware video encoder implementation of the H.265 standard | 230 |
| alexforencich/cocotbext-axi | AXI interface modules for Cocotb simulation models | 213 |
| alexforencich/cocotbext-pcie | An open-source simulation framework for PCI express systems. | 139 |
 hughperkins/verigpu | An open-source implementation of a GPU core for machine learning, designed to run PyTorch and other frameworks on an ASIC. | 822 |
| alexforencich/cocotbext-eth | Provides Ethernet interface modules for Cocotb simulation | 56 |
 chipsalliance/cores-veer-el2 | A Verilog RTL design for an EL2 RISC-V core with various peripherals and features | 252 |
| chipsalliance/cores-veer-eh1 | A RISC-V processor core design implemented in SystemVerilog RTL | 821 |
 pconst/basic_verilog | A collection of synthesizable Verilog SystemVerilog modules for FPGA projects. | 1,650 |