Awesome Lists

verilog-uart

by alexforencich

Verilogpushed over 3 years ago

Verilog UART

AI summary

UART IP core

A Verilog implementation of a basic UART (Universal Asynchronous Receiver-Transmitter) to AXI Stream interface.

stars
427
forks
129
watching
24
awesome list
1
View on GitHub

Embed the badge

Show how many awesome lists link to your project. The count updates automatically.

Awesome Lists badge
Markdown
[![Awesome Lists Badge](https://awesome.facts.dev/shield/alexforencich/verilog-uart/links.svg)](https://awesome.facts.dev/awesome/alexforencich/verilog-uart)
HTML
<a href="https://awesome.facts.dev/awesome/alexforencich/verilog-uart"><img src="https://awesome.facts.dev/shield/alexforencich/verilog-uart/links.svg" alt="Awesome Lists Badge" /></a>
Image URL
https://awesome.facts.dev/shield/alexforencich/verilog-uart/links.svg

Add a GitHub project

Missing a project or an awesome list? Paste its GitHub URL and we fetch it right away.