verilog-uart
Verilogpushed over 3 years ago
Verilog UART
AI summary
UART IP core
A Verilog implementation of a basic UART (Universal Asynchronous Receiver-Transmitter) to AXI Stream interface.
- stars
- 427
- forks
- 129
- watching
- 24
- awesome list
- 1
Featured in 1 awesome list
Each link jumps to the spot where the list mentions verilog-uart.