verilog-lfsr
LFSR module
A parametrizable combinatorial LFSR/CRC module with various wrappers for different applications
Fully parametrizable combinatorial parallel LFSR/CRC module
138 stars
13 watching
55 forks
Language: Python
last commit: about 2 years ago
Linked from 1 awesome list
Related projects:
Repository | Description | Stars |
---|---|---|
| A collection of Verilog modules implementing PCIe interfaces and bridges for various FPGAs | 1,162 |
| Components for building Wishbone bus systems with flexible interfaces and parametrization. | 109 |
| An FPGA implementation of an I2C interface with various slave and master interfaces. | 557 |
| A Verilog implementation of a basic UART (Universal Asynchronous Receiver-Transmitter) to AXI Stream interface. | 427 |
| Provides a collection of Verilog modules and wrappers for designing AXI stream bus components in FPGAs. | 750 |
| AXI interface modules for Cocotb simulation models | 219 |
| Generates pseudo-random numbers using a linear feedback shift register algorithm | 8 |
| A comprehensive Verilog library of silicon-proven hardware building blocks for designing ASICs and FPGAs. | 1,206 |
| A C++ library for compressing integers efficiently using SIMD instructions and optimized for sorted lists of integers. | 887 |
| Provides Ethernet interface modules for Cocotb simulation | 56 |
| A minimal stack-based virtual machine in C | 181 |
| Pytorch implementation of unsupervised depth and ego-motion learning from video sequences | 1,022 |
| An open-source simulation framework for PCI express systems. | 141 |
| A Common Lisp wrapper around the libsvm C++ SVM library | 16 |
| Fast and parallel file transfer tool | 29 |