verilog-wishbone
Wishbone components
Components for building Wishbone bus systems with flexible interfaces and parametrization.
Verilog wishbone components
109 stars
16 watching
30 forks
Language: Python
last commit: 12 months ago
Linked from 1 awesome list
Related projects:
| Repository | Description | Stars |
|---|---|---|
| alexforencich/verilog-axis | Provides a collection of Verilog modules and wrappers for designing AXI stream bus components in FPGAs. | 750 |
| alexforencich/verilog-pcie | A collection of Verilog modules implementing PCIe interfaces and bridges for various FPGAs | 1,162 |
| alexforencich/verilog-i2c | An FPGA implementation of an I2C interface with various slave and master interfaces. | 557 |
| alexforencich/verilog-uart | A Verilog implementation of a basic UART (Universal Asynchronous Receiver-Transmitter) to AXI Stream interface. | 427 |
| alexforencich/verilog-lfsr | A parametrizable combinatorial LFSR/CRC module with various wrappers for different applications | 138 |
 chipsalliance/aib-phy-hardware | Hardware implementation of an interface bus specification | 128 |
| alexforencich/cocotbext-eth | Provides Ethernet interface modules for Cocotb simulation | 56 |
| alexforencich/cocotbext-axi | AXI interface modules for Cocotb simulation models | 219 |
 antmicro/hardware-components | A collection of reusable hardware components with accompanying assets and metadata | 23 |
 zipcpu/wb2axip | An open-source Verilog project providing optimized bus bridges and components for high-performance interconnects. | 496 |
 aolofsson/oh | A comprehensive Verilog library of silicon-proven hardware building blocks for designing ASICs and FPGAs. | 1,206 |
 andrewleech/wiznet_iolibrary_driver | Provides a set of APIs and protocols for interacting with WIZnet TCP/IP chips | 2 |
 jonahbron/micropython-builder | A package to build and flash MicroPython firmware for various ESP32 boards | 0 |
| alexforencich/cocotbext-pcie | An open-source simulation framework for PCI express systems. | 141 |
| zipcpu/autofpga | Automates the process of creating and updating FPGA designs from peripherals in multiple languages. | 170 |