wb2axip
Bus bridges
An open-source Verilog project providing optimized bus bridges and components for high-performance interconnects.
Bus bridges and other odds and ends
496 stars
31 watching
101 forks
Language: Verilog
last commit: about 1 year ago
Linked from 1 awesome list
axi-busfpgagplv3wishbonewishbone-busxilinxxilinx-vivado
Related projects:
Repository | Description | Stars |
---|---|---|
| Provides a collection of Verilog modules and wrappers for designing AXI stream bus components in FPGAs. | 750 |
| Provides a bridge between OBD2 compliant vehicles and CAN bus interfaces to emulate a CAN-OBDII interface. | 42 |
| A bridge between CAN bus and HTTP protocol | 38 |
| Components for building Wishbone bus systems with flexible interfaces and parametrization. | 109 |
| Hardware implementation of an interface bus specification | 128 |
| A bridge implementation for TCP eventbus communication between a client and a server. | 50 |
| A software framework for bridging IP-based machines to CAN bus networks | 24 |
| An ESP8266 firmware supporting SLIP protocol and providing APIs for MQTT, RESTful, and WiFi communication. | 82 |
| An event bus bridge between Vertx and SaltStack's event system. | 2 |
| An OSC bridge that enables communication between different apps and devices. | 0 |
| Provides a Python interface to the Multiwii Serial Protocol used in various drone flight controllers | 96 |
| Enables sharing of Wi-Fi network connectivity with devices plugged into it over Ethernet. | 38 |
| Converts AXI4 to AIB and vice versa using a lightweight protocol bridge | 7 |
| An API bridge that enables Java applications to interact with Vert.x event bus using SockJS/websocket communication. | 18 |
| A bridge between UART and TCP on an ESP32 allowing communication with devices via the internet. | 21 |