wb2axip
by ZipCPU
Bus bridges and other odds and ends
AI summary
Bus bridges
An open-source Verilog project providing optimized bus bridges and components for high-performance interconnects.
- stars
- 496
- forks
- 101
- watching
- 31
- awesome list
- 1
Similar projects
Found by comparing what the projects do, not just their names.
AXI bus components
Provides a collection of Verilog modules and wrappers for designing AXI stream bus components in FPGAs.
OBD bridge
Provides a bridge between OBD2 compliant vehicles and CAN bus interfaces to emulate a CAN-OBDII interface.
CAN bridge
A bridge between CAN bus and HTTP protocol
Wishbone components
Components for building Wishbone bus systems with flexible interfaces and parametrization.
Interface Bus
Hardware implementation of an interface bus specification
TCP eventbus bridge
A bridge implementation for TCP eventbus communication between a client and a server.
CAN bridge
A software framework for bridging IP-based machines to CAN bus networks
ESP bridge
An ESP8266 firmware supporting SLIP protocol and providing APIs for MQTT, RESTful, and WiFi communication.
Event bus bridge
An event bus bridge between Vertx and SaltStack's event system.
OSC bridge
An OSC bridge that enables communication between different apps and devices.
Protocol bridge
Provides a Python interface to the Multiwii Serial Protocol used in various drone flight controllers
Network bridge
Enables sharing of Wi-Fi network connectivity with devices plugged into it over Ethernet.
Protocol Bridge
Converts AXI4 to AIB and vice versa using a lightweight protocol bridge
Event Bus Bridge
An API bridge that enables Java applications to interact with Vert.x event bus using SockJS/websocket communication.
UART-TCP Bridge
A bridge between UART and TCP on an ESP32 allowing communication with devices via the internet.
Featured in 1 awesome list
Each link jumps to the spot where the list mentions wb2axip.
