us2n
UART-TCP Bridge
A bridge between UART and TCP on an ESP32 allowing communication with devices via the internet.
micropython bridge between UART and TCP for the ESP32
21 stars
5 watching
9 forks
Language: Python
last commit: almost 8 years ago
Linked from 1 awesome list
bridgeesp32micropythontcpuartwifi
mcauser/awesome-micropythonRelated projects:
| Repository | Description | Stars |
|---|---|---|
 tuanpmt/esp_bridge | An ESP8266 firmware supporting SLIP protocol and providing APIs for MQTT, RESTful, and WiFi communication. | 82 |
 openttd/dibridge | A Discord-IRC bridge that relays messages between two channels. | 15 |
 vert-x3/vertx-tcp-eventbus-bridge | A bridge implementation for TCP eventbus communication between a client and a server. | 50 |
 nopnop2002/esp-idf-can2http | A bridge between CAN bus and HTTP protocol | 38 |
 shmuelzon/esp32-ble2mqtt | A BLE to MQTT bridge for bidirectional communication between IoT devices | 688 |
 owagner/onkyo2mqtt | A tool that acts as a bridge between Onkyo AVR devices and an MQTT message broker. | 35 |
 thecognifly/yamspy | Provides a Python interface to the Multiwii Serial Protocol used in various drone flight controllers | 96 |
 peterhinch/micropython-iot | Provides a resilient full-duplex communication link between WiFi-enabled microcontrollers and servers. | 91 |
 david-lor/mqtt2etcd | Bridges MQTT and ETCD by synchronizing configuration data between the two systems. | 2 |
| peterhinch/micropython-radio | Enables bidirectional communication between two devices using radio frequency signals. | 55 |
 monster1025/aqara-mqtt | A Python-based MQTT bridge connecting Aqara devices to Home Assistant. | 88 |
 ros2/ros1_bridge | Enables communication between ROS 1 and ROS 2 using a network bridge | 472 |
 alexforencich/verilog-uart | A Verilog implementation of a basic UART (Universal Asynchronous Receiver-Transmitter) to AXI Stream interface. | 427 |
 tbnobody/opendtu | Enables ESP32 communication with Hoymiles/TSUN/Solenso inverters through an MQTT protocol | 1,838 |
 zipcpu/wb2axip | An open-source Verilog project providing optimized bus bridges and components for high-performance interconnects. | 496 |