aib-phy-hardware
Interface Bus
Hardware implementation of an interface bus specification
Advanced Interface Bus (AIB) die-to-die hardware open source
128 stars
30 watching
35 forks
Language: Verilog
last commit: 5 months ago
Linked from 1 awesome list
Related projects:
Repository | Description | Stars |
---|---|---|
| An IP project providing a set of standardized interface protocols and hardware interfaces for advanced computing platforms. | 24 |
| Collaborative project to develop and share software tools and workflows for FPGAs. | 362 |
| A collection of Verilog modules implementing PCIe interfaces and bridges for various FPGAs | 1,162 |
| Provides a collection of Verilog modules and wrappers for designing AXI stream bus components in FPGAs. | 750 |
| A RISC-V processor core design implemented in SystemVerilog RTL | 830 |
| A Verilog RTL design for an EL2 RISC-V core with various peripherals and features | 252 |
| Translates ONNX models to Verilog-based hardware implementations | 52 |
| Components for building Wishbone bus systems with flexible interfaces and parametrization. | 109 |
| An instruction generator for RISC-V processor verification | 1,036 |
| Provides a comprehensive front-end for SystemVerilog 2017 design and testbench processing | 373 |
| A SystemVerilog implementation of the Inter-IC bus protocol for FPGAs | 23 |
| Generates C++ implementation of the SystemVerilog Object Model and related tools based on YAML descriptions | 204 |
| An FPGA implementation of an I2C interface with various slave and master interfaces. | 557 |
| Provides a set of APIs and protocols for interacting with WIZnet TCP/IP chips | 2 |
| Automates fabrication and documentation processes for KiCad PCB projects. | 580 |