verilog-pcie

PCIe interface libraries

A collection of Verilog modules implementing PCIe interfaces and bridges for various FPGAs

Verilog PCI express components

GitHub

1k stars
52 watching
304 forks
Language: Verilog
last commit: over 2 years ago
Linked from 1 awesome list


Backlinks from these awesome lists:

Related projects:

RepositoryDescriptionStars
alexforencich/verilog-i2cAn FPGA implementation of an I2C interface with various slave and master interfaces.557
alexforencich/verilog-wishboneComponents for building Wishbone bus systems with flexible interfaces and parametrization.109
alexforencich/verilog-axisProvides a collection of Verilog modules and wrappers for designing AXI stream bus components in FPGAs.750
alexforencich/verilog-uartA Verilog implementation of a basic UART (Universal Asynchronous Receiver-Transmitter) to AXI Stream interface.427
alexforencich/cocotbext-pcieAn open-source simulation framework for PCI express systems.141
alexforencich/verilog-lfsrA parametrizable combinatorial LFSR/CRC module with various wrappers for different applications138
aolofsson/ohA comprehensive Verilog library of silicon-proven hardware building blocks for designing ASICs and FPGAs.1,206
chipsalliance/aib-phy-hardwareHardware implementation of an interface bus specification128
alexnask/interface.zigA library that provides a simple and flexible way to create dynamic interfaces in Zig168
pconst/basic_verilogA collection of synthesizable Verilog modules useful for FPGA projects1,671
ulixxe/usb_cdcA Verilog module implementing a full-speed USB communications device class for FPGA and ASIC designs.159
vsergeev/c-peripheryA C library simplifying access to Linux peripheral I/O interfaces such as GPIO, LEDs, PWM, SPI, I2C, and Serial.752
wyvernsemi/pcievhostGenerates PCIe traffic and supports logic simulation environments86
whatnick/atm90e26_micropythonA Micropython module providing access to the ATM90E26 chip's functionality2
vlsi-eda/pocProvides VHDL implementations of common hardware functions and a Python-based infrastructure for simulation and synthesis.554