Awesome Lists
SystemVerilogpushed almost 2 years ago

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

AI summary

AXI network components

Provides reusable IP modules and verification infrastructure for designing high-performance on-chip communication networks adhering to AXI standards.

stars
1.1K
forks
271
watching
39
awesome lists
2
View on GitHub

Embed the badge

Show how many awesome lists link to your project. The count updates automatically.

Awesome Lists badge
Markdown
[![Awesome Lists Badge](https://awesome.facts.dev/shield/pulp-platform/axi/links.svg)](https://awesome.facts.dev/awesome/pulp-platform/axi)
HTML
<a href="https://awesome.facts.dev/awesome/pulp-platform/axi"><img src="https://awesome.facts.dev/shield/pulp-platform/axi/links.svg" alt="Awesome Lists Badge" /></a>
Image URL
https://awesome.facts.dev/shield/pulp-platform/axi/links.svg

Add a GitHub project

Missing a project or an awesome list? Paste its GitHub URL and we fetch it right away.