axi
AXI network components
Provides reusable IP modules and verification infrastructure for designing high-performance on-chip communication networks adhering to AXI standards.
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
1k stars
39 watching
271 forks
Language: SystemVerilog
last commit: 3 months ago
Linked from 2 awesome lists
asicaxiaxi4axi4-litefpgahardwareipnetwork-on-chiprtlsystemverilog
aolofsson/awesome-opensource-hardware
ben-marshall/awesome-open-hardware-verificationRelated projects:
| Repository | Description | Stars |
|---|---|---|
 alexforencich/verilog-axis | Provides a collection of Verilog modules and wrappers for designing AXI stream bus components in FPGAs. | 750 |
| pulp-platform/pulp | A platform for designing and implementing ultra-low-power, parallel computing systems for IoT edge applications. | 458 |
| pulp-platform/pulpissimo | A platform for designing and implementing ultra-low-power microcontrollers with advanced features like autonomous I/O, HWPEs, and simple interrupt controllers. | 392 |
| pulp-platform/common_cells | A collection of reusable Verilog systemVerilog modules used to synchronize clocks and handles asynchronous crossings in digital circuits | 531 |
 taichi-ishitani/tvip-axi | An AMBA AXI4 VIP implementation in SystemVerilog | 363 |
 mit-plv/kami | A platform for high-level parametric hardware specification and modular verification | 143 |
| pulp-platform/ara | A 64-bit Vector Unit designed as a coprocessor for a RISC-V processor core | 385 |
| pulp-platform/hero | An FPGA-based research platform for exploring heterogeneous computers with accelerators and host CPUs. | 95 |
 chipsalliance/cores-veer-eh1 | A RISC-V processor core design implemented in SystemVerilog RTL | 830 |
 penumbra-zone/tower-abci | Provides an asynchronous interface between Tendermint consensus engines and arbitrary state machines | 76 |
| pulp-platform/idma | A modular data movement accelerator designed to support various platforms and protocols | 102 |
 asyncvlsi/act | Asynchronous circuit design and simulation tools using a hardware description language. | 102 |
 shariethernet/rphax | An automation framework to quickly prototype and integrate hardware accelerators on Xilinx FPGAs | 16 |
 lmco/axi4_aib_bridge | Converts AXI4 to AIB and vice versa using a lightweight protocol bridge | 7 |
| pulp-platform/pulpino | An open-source microcontroller system based on RISC-V, designed for ultra-low-power signal processing applications. | 907 |