tvip-axi
AXI VIP
An AMBA AXI4 VIP implementation in SystemVerilog
AMBA AXI VIP
363 stars
16 watching
106 forks
Language: SystemVerilog
last commit: 8 months ago
Linked from 2 awesome lists
ambaamba-axiaxiaxi4systemveriloguvmvip
Related projects:
Repository | Description | Stars |
---|---|---|
| An open-source verification IP for the AMBA APB protocol written in SystemVerilog. | 26 |
| A SystemVerilog implementation of a 2D mesh network-on-chip router/fabric with features like flow control and virtual channels. | 160 |
| Converts AXI4 to AIB and vice versa using a lightweight protocol bridge | 7 |
| Provides reusable IP modules and verification infrastructure for designing high-performance on-chip communication networks adhering to AXI standards. | 1,134 |
| An interface between Asterisk's FastAGI and the V programming language | 6 |
| AXI interface modules for Cocotb simulation models | 219 |
| Provides a collection of Verilog modules and wrappers for designing AXI stream bus components in FPGAs. | 750 |
| A RISC-V processor core design implemented in SystemVerilog RTL | 830 |
| An implementation of an interactive voice response system for Micropython-based ESP32 devices | 24 |
| A Motoko port of the widely-used secp256k1 cryptographic library | 1 |
| A C implementation of the client-side OMA LwM2M protocol for device management and IoT applications | 191 |
| A Ruby binding for the libvips image processing library. | 840 |
| A collection of cryptographic primitives implemented in Motoko | 11 |
| A collection of miscellaneous PyTorch implementations covering various machine learning concepts and techniques | 468 |
| An MQTT client library for Arduino | 1,034 |