Awesome Lists
SystemVerilogpushed about 4 years ago

Network on Chip Implementation written in SytemVerilog

AI summary

Network router

A SystemVerilog implementation of a 2D mesh network-on-chip router/fabric with features like flow control and virtual channels.

stars
160
forks
44
watching
13
awesome list
1
View on GitHub

Embed the badge

Show how many awesome lists link to your project. The count updates automatically.

Awesome Lists badge
Markdown
[![Awesome Lists Badge](https://awesome.facts.dev/shield/taichi-ishitani/tnoc/links.svg)](https://awesome.facts.dev/awesome/taichi-ishitani/tnoc)
HTML
<a href="https://awesome.facts.dev/awesome/taichi-ishitani/tnoc"><img src="https://awesome.facts.dev/shield/taichi-ishitani/tnoc/links.svg" alt="Awesome Lists Badge" /></a>
Image URL
https://awesome.facts.dev/shield/taichi-ishitani/tnoc/links.svg

Add a GitHub project

Missing a project or an awesome list? Paste its GitHub URL and we fetch it right away.