RPHAX
Tclpushed over 3 years ago
RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has support for AXI-Stream IP with Single Master and Single Slave Template. The user can code the Hardware Accelerator in TL-Verilog/Verilog/System Verilog and use this flow to automatically package into an IP and create a Zynq based block design.
AI summary
Hardware accelerator prototyper
An automation framework to quickly prototype and integrate hardware accelerators on Xilinx FPGAs
- stars
- 16
- forks
- 0
- watching
- 3
- awesome list
- 1
Featured in 1 awesome list
Each link jumps to the spot where the list mentions RPHAX.