RPHAX
Hardware accelerator prototyper
An automation framework to quickly prototype and integrate hardware accelerators on Xilinx FPGAs
RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has support for AXI-Stream IP with Single Master and Single Slave Template. The user can code the Hardware Accelerator in TL-Verilog/Verilog/System Verilog and use this flow to automatically package into an IP and create a Zynq based block design.
16 stars
3 watching
0 forks
Language: Tcl
last commit: over 3 years agoLinked from 1 awesome list
aolofsson/awesome-opensource-hardwareRelated projects:
| Repository | Description | Stars |
|---|---|---|
 stanford-ppl/spatial | A toolset for designing and implementing reconfigurable hardware acceleration using high-level abstraction | 274 |
 nvdla/hw | The NVDLA project provides hardware designs and tools for building deep learning inference accelerators. | 1,763 |
 roberttlange/gymnax | A framework that accelerates RL environment processes by leveraging JAX and GPU acceleration | 669 |
 pulp-platform/axi | Provides reusable IP modules and verification infrastructure for designing high-performance on-chip communication networks adhering to AXI standards. | 1,134 |
 ferrandi/panda-bambu | A framework for designing and optimizing hardware accelerators for complex software applications. | 246 |
 deepakkumar1984/amplifier.net | A .NET library that enables developers to run complex applications on various hardware platforms without writing additional C kernel code. | 177 |
 xilinx/finn | Fast and scalable neural network inference framework for FPGAs. | 770 |
 supranational/sppark | A high-performance library for accelerating zero-knowledge proof generation operations on GPUs | 188 |
 esa-tu-darmstadt/tapasco | A framework for integrating FPGA-based accelerators into heterogeneous systems and connecting them to host CPUs and external memory. | 107 |
 iffix/machin | An open-source reinforcement learning library for PyTorch, providing a simple and clear implementation of various algorithms. | 402 |
 rbowler/spinhawk | Provides a C implementation of the Hercules mainframe virtualization platform for Point-to-Point connections. | 101 |
 philtomson/rhdl | A Ruby language and framework for designing and describing digital hardware systems | 14 |
| xilinx/pynq | Enables the development of high-performance embedded systems using programmable logic and microprocessors | 2,011 |
| xilinx/logicnets | Designs and deploys neural networks integrated with Xilinx FPGAs for high-throughput applications | 83 |
 chipsalliance/fpga-tool-perf | Analyzes performance of tools used in Field-Programmable Gate Arrays (FPGAs) | 102 |