hero
Heterogeneous computing platform
An FPGA-based research platform for exploring heterogeneous computers with accelerators and host CPUs.
Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU, including full-stack software and hardware.
95 stars
10 watching
24 forks
Language: SystemVerilog
last commit: about 2 years ago
Linked from 1 awesome list
computer-architecturefpgaheterogeneous-computingheterogeneous-parallel-programmingiommumany-core-architecturesopenmp-offloadingopenmp-parallelizationriscvshared-memoryunified-virtual-memory
Related projects:
| Repository | Description | Stars |
|---|---|---|
| | A platform for designing and implementing ultra-low-power, parallel computing systems for IoT edge applications. | 458 |
| | A platform for designing and implementing ultra-low-power microcontrollers with advanced features like autonomous I/O, HWPEs, and simple interrupt controllers. | 392 |
| | A modular data movement accelerator designed to support various platforms and protocols | 102 |
| | Design files and FPGA sources for a supercomputing board with heterogeneous processing cores. | 413 |
| | A C++ platform abstraction and standard library with features like Reflection, IPC, and RPC for building modern applications | 34 |
| | Provides reusable IP modules and verification infrastructure for designing high-performance on-chip communication networks adhering to AXI standards. | 1,134 |
| | A header-only C++ library to help developers write concurrent CPU-GPU programs using task models | 100 |
| | A framework for efficient data processing and extraction from archival collections, enabling the transformation of raw data into more accessible formats. | 145 |
| | An open-source microcontroller system based on RISC-V, designed for ultra-low-power signal processing applications. | 907 |
| | An event platform that provides a set of APIs for managing hacker applications and registration processes. | 4 |
| | A 64-bit Vector Unit designed as a coprocessor for a RISC-V processor core | 385 |
| | Middleware for running applications on both host computers and attached FPGAs | 18 |
| | A collection of reusable Verilog systemVerilog modules used to synchronize clocks and handles asynchronous crossings in digital circuits | 531 |
| | A framework for designing and optimizing hardware accelerators for complex software applications. | 246 |
| | An implementation of efficient federated learning algorithms for heterogeneous clients | 155 |